RC-in RC-out Model Order Reduction Accurate Up to Second Order Moments

Pradeepsunder Ganesh and Charlie Chung-Ping Chen Department of Electrical and Computer Engineering University of Wisconsin, Madison, WI

Abstract—In this paper, we present a RC-in RC-out model order reduction method which takes RC circuits and accurate reduced models which can be realized using passive RC elements. The reduced models are accurate up to 2nd order moment and hence are more accurate than the first order moment matching based algorithm [3], [4], [5]. The runtime and reduction ratios of our method are not dependent on the number of ports, which can be very large for tightly coupled interconnects. Extensive SPICE simulations show the average accuracy of our algorithm is 5X better than first order moment based algorithms. It also significantly improves the reduction ratio by 50% comparing the first order moment based algorithm for the same accuracy.

I. PATTERN MATCHING RULE-BASED REDUCTION PROCEDURE

In this section, we present our rule-based realizable model order reduction method. We first develop many circuit primitives which can match predetermined second order moments and then recursively search the circuits to replace such circuit patterns which can be replaced by these primitives without losing much accuracy. L2-Reduction and C2-Reduction are the rules we newly proposed.

1) L2-Reduction:

R

The basic primitive of L2-reduction is a $2-\pi$ model as

Fig. 1. L-2 Reduction (a) Before reduction (b)After reduction.

shown in Figure 1.b. L2-reduction replaces two-port circuit such as shown in Figure 1.a with Figure 1.b. The replacement is repeated till no further reduction is possible. Note that we can also perform the reduction once for serially connected RC wire segments rather than one reduction at a time. L2-Reduction is more accurate than the single order moment matching technique (L1 reduction) since it matches two moments rather than one. It matches second order moments from both directions, total resistance, and total capacitance as the original circuit. Given total resistance (R'), total capacitance (C'), Elmore delay form left to right (M_{1R}) and from right to left (M_{1R}), second order moments from left to right (M_{2L}) and from right to left (M_{2L}) for a given two-port circuit such as shown in Figure 1.a. L2-Reduction constructs a 2- π circuit as shown in Figure 1.b where all the above parameters are matched. Let C_1, C_2, C_3, R_1, R_2 be the capacitances and resistances values in Figure 1.b. We have the following equations:

$$R_{1} + R_{2} = R' \qquad (1)$$

$$C_{1} + C_{2} + C_{3} = C' \qquad (2)$$

$$R_{1} (C_{2} + C_{3}) + R_{2} C_{3} = M_{1} - (2)$$

$$R_1(C_2 + C_3) + R_2C_3 = M_{1R}$$
(3)
$$R_1C_1 + R_2(C_1 + C_2) = M_{1L}$$
(4)

$${}_{1}(C_{2}R_{1}(C_{2}+C_{3})+C_{3}M_{1R})+R_{2}C_{3}M_{1R} = M_{2R}$$
(5)

$$R_{2}(C_{2}R_{2}(C_{1}+C_{2})+C_{1}M_{1L})+R_{1}C_{1}M_{1L} = M_{2L}$$
(6)
$$(M_{2L}-M_{1L}^{2}) = P$$

$$(R'^{2}M_{1R}C'-R'M_{1R}M_{1L}-M_{2R}R') = K$$

After rearranging the terms, and substituting for ${\cal P}$ and K we get

$$C_{1}^{4}(KR'^{2}) + C_{1}^{3}(-2M_{1L}R'K + PR'^{2}M_{1}R) + C_{1}^{2}(P^{2}R' - PR'M_{1R}M_{1L} - PC'R'^{2}M_{1R} + M_{2R}R'P + KM_{1L}^{2}) + C_{1}(-P^{2}R'C' - P^{2}M_{1L} + PM_{1R}M_{1L}R'C' - PM_{2R}M_{1L}) + P^{2}M_{1L}C' = 0$$
(7)

After obtaining C_1 from the analytical solutions of the above equation, we use the following theorem to obtain the value of R_1, R_2, C_2, C_3 .

Theorem 1: Let $R_1^* = \frac{M_{2L} - M_{1L}^2}{C_1^*(R'C_1 - M_{1L})}$, $R_2^* = R' - R_1^*$, $C_2^* = \frac{M_{1R} - R_1(C' - C_1^*)}{R_2}$, and $C_3^* = C' - C_1^* - C_2^*$, respectively.

We have C_1^* , C_2^* , C_3^* , R_1^* , and R_2^* satisfy the Equation set (1-6).

Note that a fourth order equation can be analytically solved. Hence the runtime to compute the roots for Equation set (1-6) is quite small. In our implementation, we compute all the four roots of equation (7) and use the most accurate real positive root that makes all corresponding parameters real and positive.

2) C2-Reduction:

The basic primitive of C2-reduction is a 2-sided-2- π



Fig. 2. C-2 Recution (a) Before reduction (b)After reduction. model as shown in Figure 2.b. Our algorithm replaces a multi-port circuit such as the one shown in Figure 2.a with Figure 2.b.The reduced model matches all the following parameters: total resistance (R'), ground capacitance (C'_g) , total cross-coupled capacitance (C'_x) , and the Elmore delay and second moment from left to right and from right to left for the full model $(M_{1R}, M_{2R}, M_{1L}, and, M_{2L})$, and the Elmore delay and second moment from left to right and from right to left for the upper π model $(X_{1R}, X_{2R}, X_{1L}, and, X_{2L})$. Although there are over 10 simultaneous nonlinear equations to solve, we partitioned the equations into two sets and resolve them sequentially. The first set of equations will be used to obtain the reduced L2 circuit for the original circuit with the coupled and grounded capacitance lumped together. The second set of equations will be used to determine the distribution of the coupled and grounded capacitance for each node for the L2 circuit obtained from the first step. We now summarize this procedure as follows: At the first step, we lump each ground capacitance with the coupled capacitance at the same node. After this process, the new problem becomes the same as L2-reduction problem. These equations can be written as follows:

$$\begin{aligned} R_1 + R_2 &= R' \\ C_1 + C_2 + C_3 + C_{x1} + C_{x2} + C_{x3} &= C'_g + C'_x \\ R_1(C_2 + C_3 + C_{x2} + C_{x3}) + R_2(C_3 + C_{x3}) &= M_{1R} \\ R_1(C_1 + C_{x1}) + R_2(C_1 + C_2 + C_{x1} + C_{x2}) &= M_{1L} \\ R_1((C_2 + C_{x2})R_1(C_2 + C_{x2} + C_3 + C_{x3}) + \\ (C_3 + C_{x3})M_{1R}) + R_2(C_3 + C_{x3})M_{1R} &= M_{2R} \\ R_2((C_2 + C_{x2})R_2(C_1 + C_2 + C_{x1} + C_{x2}) + \\ (C_1 + C_{x1})M_{1L}) + R_1(C_1 + C_{x1})M_{1L} &= M_{2L} \end{aligned}$$

We first utilize Theorem 1 to solve the above simultaneous equations to obtain R_1 , R_2 , and the lumped total capacitance in each node $C_1 + C_{x1}$, $C_2 + C_{x2}$, and $C_3 + C_{x3}$. At the second step, we find the exact values of the cross-3coupled capacitances. The cross-coupled capacitance values C_{x1} , C_{x2} , and C_{x3} are obtained by solving the following simultaneous equations:

$$C_{x1} + C_{x2} + C_{x3} = C'_{x} \quad (8)$$

$$R_{1}(C_{x2} + C_{x3}) + R_{2}C_{x3} = X_{1R} \quad (9)$$

$$R_{1}C_{x1} + R_{2}(C_{x1} + C_{x2}) = X_{1L} \quad (10)$$

$$(C_{x2}R_{1}(C_{x2} + C_{x3}) + C_{x3}X_{1R}) + R_{2}C_{x3}X_{1R} = X_{2R} \quad (11)$$

$$R_2(C_{x2}R_2(C_{x1} + C_{x2}) + C_{x1}X_{1L}) + R_1C_{x1}X_{1L} = X_{2L} \quad (12)$$

 R_1

Equation (8) preserves the total coupled capacitance. Equations (9)-(10) preserve the bidirectional Elmore delays caused by the coupled capacitance. and the bidirectional second order moments. The solutions of the above equations are as follows:

$$C_{x2} = -\frac{R_1 R' (X_{1L}^2 - X_{2L}) - R_2 R' (X_{1R}^2 - X_{2R})}{R_1^2 R_2 X_{1L} - R_1 R_2^2 X_{1R}}$$
$$C_{x3} = \frac{X_{1R} - R_1 C_{x2}}{R'}, C_{x1} = \frac{X_{1L} - R_2 C_{x2}}{R'}$$

II. EXPERIMENTAL RESULTS

We extensively tested the accuracy and reduction ratio for all reduction methods. Table I shows the accuracy comparison between various reduction methods on hundreds of carefully randomly generated circuits. All numerical data are based on SPICE simulation. It shows that the average accuracy of L2-Reduction is 0.36% while single moment matching technique (L1 reduction) is 3.0%. Table II shows the accuracy and reduction ratio comparisons between L2-Reduction and L1 reduction for a fixed accuracy or for a fixed reduction percentage. It shows that second-moment accurate reduction methods give over 5X improvement in accuracy for fixed reduction ratio and obtain over 50% improvement in reduction ratio for fixed accuracy requirements. Figure 3 shows the SPICE simulation results of 2000-node clock tree example before and after the circuit was reduced using L2-Reduction obtained from [1]. The difference between the two curves is negligible. Figure 4 gives the plot of the error distributions for L2-Reduction. It shows that the error is always within 1%. Figure 5 plots the runtime versus the number of elements.

Reduction	Error Comparison
L1	2.816%
L 2	0.369%
C2	1.1085%

TABLE I

Comparison of Accuracy of various reduction methods

Reduction	Comparison with	
Туре	Reduction at 60%	Error at 0.04%
	Error	Reduction
First moment	0.8%	5%
Second moment	0.04%	57%

TABLE II

Comparison of second $\mbox{order}(L2)$ and $\mbox{first order}(L1)$ moment matching



Fig. 3. The Spice simulation of the original file and the reduced file



Fig. 4. A plot of the error percentages for L2 reduction



Fig. 5. The plot of runtime versus the number of elements

References

- R. S. Tsay, "An exact zero-skew clock routing algorithm" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, February 1993.
- Jacob White and Alberto Sangiovanni-Vincentelli, "Relaxation Techniques for the Simulation of VLSI Circuits", *Kluwer Academic Publishers, Boston/Dordrecht/London*, October 1986.
 A. Devgan and P. R. O'Brien, "Realizable Reduction for RC In-
- [3] A. Devgan and P. R. O'Brien, "Realizable Reductoin for RC Interconnect Circuits", *Proc. ICCAD*, 1999.
- [4] B. N. Sheehan, "TICER: Realizable Reduction of Extracted RC Circuits", Proc. ICCAD, 1999.
- [5] A. J. Genderen and N. P. van der Meijs, "Space user's manual,Space tutorial,Space 3D capacitance extraction user's manual,"Tech. Rep., Delft University of Technology, Dept of EE, Delft, The Netherlands,1995.