Unit 6: Testing

- Course contents
  - Fault Modeling
  - Fault Simulation
  - Test Generation
  - Design For Testability

- Reading
  - Supplementary readings
Outline

• Introduction
• Fault Modeling
• Fault Simulation
• Test Generation
• Design For Testability
Chip Design & Manufacturing Flow

- **Idea**
- **Architecture Design**
- **Circuit & Layout Design**
- **IC Fabrication**
  - Wafer (hundreds of dies)
- **Sawing & Packaging**
- **Final Testing**
  - Final chips
  - Bad chips
  - Good chips
- customers
Design Verification, Testing and Diagnosis

• Design Verification:
  – Ascertain the design perform its specified behavior

• Testing:
  – Exercise the system and analyze the response to ascertain whether it behaves correctly after manufacturing

• Diagnosis:
  – To locate the cause(s) of misbehavior after the incorrect behavior is detected
Manufacturing Defects

- Processing Faults
  - missing contact windows
  - parasitic transistors
  - oxide breakdown

- Material Defects
  - bulk defects (cracks, crystal imperfections)
  - surface impurities

- Time-Dependent Failures
  - dielectric breakdown
  - electro-migration

- Packaging Failures
  - contact degradation
  - seal leaks
Faults, Errors and Failures

- **Fault**:  
  - A physical defect within a circuit or a system  
  - May or may not cause a system failure
- **Error**:  
  - Manifestation of a fault that results in incorrect circuit (system) outputs or states  
  - Caused by faults
- **Failure**:  
  - Deviation of a circuit or system from its specified behavior  
  - Fails to do what it should do  
  - Caused by an error
- Fault ---> Error ---> Failure
Scenario of Manufacturing Test

- **TEST VECTORS**
- **Manufactured Circuits**
- **CIRCUIT RESPONSE**
- **CORRECT RESPONSES**
- **Comparator**
- **PASS/FAIL**
Tester: Advantest T6682
Purpose of Testing

- Verify Manufacturing of Circuit
  - Improve System Reliability
  - Diminish System Cost

- Cost of repair
  - goes up by an order of magnitude each step away from the fab. line

---

Chang, Huang, Li, Lin, Liu
Quality of shipped part is a function of yield $Y$ and the test (fault) coverage $T$. 

\[ \text{Quality of shipped part} = Y \times T \]
Fault Coverage

- Fault Coverage $T$
  - Is the measure of the ability of a set of tests to detect a given class of faults that may occur on the device under test (DUT)

\[
T = \frac{\text{No. of detected faults}}{\text{No. of all possible faults}}
\]
Defect Level

- Defect Level
  - Is the fraction of the shipped parts that are defective

\[
DL = 1 - Y^{(1-T)}
\]

Y: yield
T: fault coverage
Defect Level v.s. Fault Coverage

(Williams IBM 1980)

High fault coverage → Low defect level
## DPM v.s. Yield and Coverage

<table>
<thead>
<tr>
<th>Yield</th>
<th>Fault Coverage</th>
<th>DPM</th>
</tr>
</thead>
<tbody>
<tr>
<td>50%</td>
<td>90%</td>
<td>67,000</td>
</tr>
<tr>
<td>75%</td>
<td>90%</td>
<td>28,000</td>
</tr>
<tr>
<td>90%</td>
<td>90%</td>
<td>10,000</td>
</tr>
<tr>
<td>95%</td>
<td>90%</td>
<td>5,000</td>
</tr>
<tr>
<td>99%</td>
<td>90%</td>
<td>1,000</td>
</tr>
<tr>
<td></td>
<td>90%</td>
<td>10,000</td>
</tr>
<tr>
<td>90%</td>
<td>95%</td>
<td>5,000</td>
</tr>
<tr>
<td>90%</td>
<td>99%</td>
<td>1,000</td>
</tr>
<tr>
<td>90%</td>
<td>99.9%</td>
<td>100</td>
</tr>
</tbody>
</table>
Why Testing Is Difficult?

- Test application time can be exploded for exhaustive testing of VLSI
  - For a combinational circuit with 50 inputs, we need $2^{50} = 1.126 \times 10^{15}$ test patterns.
  - Assume one test per $10^{-7}$ sec, it takes $1.125 \times 10^{8}$ sec = 3.57 yrs. to test such a circuit.
  - Test generation for sequential circuits are even more difficult due to the lack of controllability and observability at flip-flops (latches).

- Functional testing
  - May NOT be able to detect the physical faults
30 years of experience proves that test after design does not work!

Functionally correct! We're done!

Oh no!
What does this chip do?!
Old Design & Test Flow

spec.

design flow

Low-quality test patterns
→ high defect level

layout

manufacturing

test patterns
New Design and Test Flow

Design flow  DFT flow

Introduces circuitry to make design testable

spec.

layout

better test patterns

manufacturing

good chips

Rejact
Outline

- Introduction
- Fault Modeling
- Fault Simulation
- Test Generation
- Design For Testability
Functional v.s. Structural Testing

• I/O function tests inadequate for manufacturing
  – Functionality vs. component & interconnection testing
• Exhaustive testing is Prohibitively expensive
Why Fault Model?

- Fault model identifies target faults
  - Model faults most likely to occur
- Fault model limits the scope of test generation
  - Create tests only for the modeled faults
- Fault model makes effectiveness measurable by experiments
  - Fault coverage can be computed for specific test patterns to reflect its effectiveness
- Fault model makes analysis possible
  - Associate specific defects with specific test patterns
Fault Modeling

- Fault Modeling
  - Model the effects of physical defects on the logic function and timing

- Physical Defects
  - Silicon Defects
  - Photolithographic Defects
  - Mask Contamination
  - Process Variation
  - Defective Oxides
Fault Modeling (cont’d)

• Electrical Effects
  – Shorts (Bridging Faults)
  – Opens
  – Transistor Stuck-On/Open
  – Resistive Shorts/Opens
  – Change in Threshold Voltages

• Logical Effects
  – Logical Stuck-at 0/1
  – Slower Transition (Delay Faults)
  – AND-bridging, OR-bridging
Fault Types Commonly Used To Guide Test Generation

- Stuck-at Faults
- Bridging Faults
- Transistor Stuck-On/Open Faults
- Delay Faults
- IDDQ Faults
- State Transition Faults (for FSM)
- Memory Faults
- PLA Faults
Single Stuck-At Fault

Assumptions:
- Only One line is faulty
- Faulty line permanently set to 0 or 1
- Fault can be at an input or output of a gate
Multiple Stuck-At Faults

- Several stuck-at faults occur at the same time
  - Important in high density circuits
- For a circuit with k lines
  - there are $2^k$ single stuck-at faults
  - there are $3^k - 1$ multiple stuck-at faults
    - A line could be stuck-at-0, stuck-at-1, or fault-free
    - One out of $3^k$ resulting circuits is fault-free
Why Single Stuck-At Fault Model

- Complexity is greatly reduced
  - Many different physical defects may be modeled by the same logical single stuck-at fault
- Stuck-at fault is technology independent
  - Can be applied to TTL, ECL, CMOS, BiCMOS etc.
- Design style independent
  - Gate array, standard cell, custom VLSI
- Detection capability of un-modeled defects
  - Empirically many defects accidentally detected by test derived based on single stuck-at fault
- Cover a large percentage of multiple stuck-at faults
Multiple Faults

• Multiple stuck-fault coverage by single-fault tests of combinational circuit:
  – 4-bit ALU (Hughes & McCluskey, ITC-84)
    All double and most triple-faults covered.
  – Large circuits (Jacob & Biswas, ITC-87)
    Almost 100% multiple faults covered for circuits with 3 or more outputs.

• No results available for sequential circuits.
Bridging Faults

- Two or more normally distinct points (lines) are shorted together
  - Logic effect depends on technology
  - Wired-AND for TTL
    
    ![Diagram of Wired-AND for TTL]
    
    - Wired-OR for ECL
      
      ![Diagram of Wired-OR for ECL]
      
      - CMOS?
Bridging Faults For CMOS Logic

- The result
  - could be AND-bridging or OR-bridging
  - depends on the inputs

E.g., \((A=B=0)\) and \((C=1, D=0)\)
\((f\) and \(g)\) are AND-bridging fault

pull to \(V_{DD}\)
pull to zero
CMOS Transistor Stuck-On

- **Transistor Stuck-On**
  - May cause ambiguous logic level
  - Depends on the relative impedances of the pull-up and pull-down networks

- **When Input Is Low**
  - Both P and N transistors are conducting, causing increased quiescent current, called IDDQ fault

**Example:**

N transistor is always ON
CMOS Transistor Stuck-Open (I)

- Transistor stuck-open
  - May cause the output to be floating
  - The faulty becomes exhibits sequential behavior
CMOS Transistor Stuck-Open (II)

- The circuit may turn into a sequential one
- Stuck-open requires **two vector tests**

```
<table>
<thead>
<tr>
<th>0 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>
```

- **Initialization vector**
- **Stuck-open**
- **(1 0) / (0 0)**

```
(1 0) / (0 0)
```

Should be 1
Fault Coverage in a CMOS Chip

stuck faults only

stuck and open faults

Coverage (%)

Test Vectors
Summary of Stuck-Open Faults

• First Report:
  ⚫ Wadsack, Bell System Technology, J., 1978

• Recent Results
  ⚫ Woodhall et. al, ITC-87 (1-micron CMOS chips)
  ⚫ 4552 chips passed parametric test
  ⚫ 1255 chips (27.57%) failed tests for stuck-at faults
  ⚫ 44 chips (0.97%) failed tests for stuck-open faults
  ⚫ 4 chips with stuck-open faults passed tests for stuck-at faults

• Conclusion
  ⚫ Stuck-at faults are about 20 times more frequent than stuck-open faults
  ⚫ About 91% of chips with stuck-open faults may also have stuck-at faults
  ⚫ Faulty chips escaping tests for stuck-at faults = 0.121%
Memory Faults

- **Parametric Faults**
  - Output Levels
  - Power Consumption
  - Noise Margin
  - Data Retention Time

- **Functional Faults**
  - Stuck Faults in Address Register, Data Register, and Address Decoder
  - Cell Stuck Faults
  - Adjacent Cell Coupling Faults
  - Pattern-Sensitive Faults
Delay Testing

- Chip with timing defects
  - may pass the DC stuck-fault testing, but fail when operated at the system speed
  - For example, a chip may pass testing under 10 MHz operation, but fail under 100 MHz

- Delay Fault Models
  - Gate-Delay Fault
  - Path-Delay Fault
Gate-Delay Fault

• Slow to rise, slow to fall
  – $\bar{x}$ is slow to rise when channel resistance $R1$ is abnormally high
Gate-Delay Fault (cont’d)

- Test Based on Gate-Delay Fault
  - May not detect those delay faults that result from the accumulation of a number of small incremental delay defects along a path !! (Disadvantage)
Path-Delay Fault

- Associated with a Path (e.g. A-B-C-Z)
  - Whose delay exceeds the clock interval
- More complicated than gate-delay fault
  - Because the number of paths grows exponentially
Why Logical Fault Modeling?

• Fault analysis on logic rather than physical problem
  – Complexity is reduced

• Technology independent
  – Same fault model is applicable to many technologies
  – Testing and diagnosis methods remain valid despite changes in technology

• Tests derived
  – May be used for physical faults whose effect on circuit behavior is not completely understood or too complex to be analyzed

• Stuck-at fault is
  – The most popular logical fault model
Definition Of Fault Detection

- A test (vector) \( t \) detects a fault \( f \) iff
  \[ t \text{ detects } f \Leftrightarrow z(t) \neq z_f(t) \]
- Example

\[
\begin{align*}
X_1 & \quad \quad \quad \quad \quad \quad Z_1 \\
X_2 & \quad \quad \quad \quad \quad \quad \quad \quad \quad Z_2 \\
X_3 & \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad Z_2
\end{align*}
\]

\[
\begin{align*}
Z_1 &= X_1X_2 & Z_2 &= X_2X_3 \\
Z_{1f} &= X_1 & Z_{2f} &= X_2X_3
\end{align*}
\]

The test \((x_1, x_2, x_3) = (100)\) detects \( f \) because
\[ z_1(100) = 0 \text{ while } z_{1f}(100) = 1 \]
Fault Detection Requirement

• A test \( t \) that detects a fault \( f \)
  – **Activates** \( f \) (or generate a fault effect) by creating different \( v \) and \( v_f \) values at the site of the fault
  – **Propagates** the error to a primary output \( w \) by making all the lines along at least one path between the fault site and \( w \) have different \( v \) and \( v_f \) values

• Sensitized Line:
  – A line whose value in response to the test changes in the presence of the fault \( f \) is said to be **sensitized by the test** in the faulty circuit

• Sensitized Path:
  – A path composed of sensitized lines is called a sensitized path
Fault Sensitization

\[ z \ (1011) = 0 \quad z_f \ (1011) = 1 \]

1011 detects the fault \( f \) (\( G_2 \) stuck-at 1)

\( v/v_f \) : \( v \) = signal value in the fault free circuit
\( v_f \) = signal value in the faulty circuit

\[ s-a-1 \quad 0/1 \]

\[ z \]
Detectability

• A fault $f$ is said to be detectable
  - if there exists a test $t$ that detects $f$; otherwise, $f$ is an undetectable fault

• For an undetectable fault $f$
  - No test can *simultaneously* activate $f$ and create a sensitized path to a primary output
• $G_1$ output stuck-at-0 fault is undetectable
  - Undetectable faults do not change the function of the circuit
  - The related circuit can be deleted to simplify the circuit
Test Set

- Complete detection test set:
  - A set of tests that detect any detectable faults in a class of faults

- The quality of a test set
  - is measured by fault coverage

- Fault coverage:
  - Fraction of faults that are detected by a test set

- The fault coverage
  - can be determined by fault simulation
  - >95% is typically required for single stuck-at fault model
  - >99.9% in IBM
Typical Test Generation Flow

Start → Select next target fault → Generate a test for the target fault → Fault simulation → Discard detected faults

More faults? yes: Select next target fault, no: Done

(to be further discussed)
Fault Equivalence

• Distinguishing test
  - A test $t$ distinguishes faults $\alpha$ and $\beta$ if
  $$Z_\alpha(t) \oplus Z_\beta(t) = 1$$

• Equivalent Faults
  - Two faults, $\alpha$ & $\beta$ are said to be equivalent in a circuit, iff the function under $\alpha$ is equal to the function under $\beta$ for any input combination (sequence) of the circuit.
  - No test can distinguish between $\alpha$ and $\beta$
  - In other words, $\text{test-set}(\alpha) = \text{test-set}(\beta)$
Fault Equivalence

- **AND gate:**
  - all $s-a-0$ faults are equivalent
- **OR gate:**
  - all $s-a-1$ faults are equivalent
- **NAND gate:**
  - all the input $s-a-0$ faults and the output $s-a-1$ faults are equivalent
- **NOR gate:**
  - all input $s-a-1$ faults and the output $s-a-0$ faults are equivalent
- **Inverter:**
  - input $s-a-1$ and output $s-a-0$ are equivalent
  - input $s-a-0$ and output $s-a-1$ are equivalent
Equivalence Fault Collapsing

• $n+2$ instead of $2(n+1)$ faults need to be considered for $n$-input gates

```
s-a-1  s-a-1  s-a-1
s-a-1  s-a-0  s-a-0

s-a-1  s-a-1  s-a-1
s-a-1  s-a-0  s-a-0

s-a-0  s-a-1  s-a-0
s-a-0  s-a-0  s-a-0
```
In a combinational circuit

- Many faults may form an equivalent group
- These equivalent faults can be found by sweeping the circuit from the primary outputs to the primary inputs

Three faults shown are equivalent!
Fault Dominance

• Dominance Relation
  - A fault $\beta$ is said to dominate another fault $\alpha$ in an irredundant circuit, iff every test (sequence) for $\alpha$ is also a test (sequence) for $\beta$.
  - I.e., $\text{test-set}(\beta) > \text{test-set}(\alpha)$
  - No need to consider fault $\beta$ for fault detection
Fault Dominance

• AND gate:
  - Output s-a-1 dominates any input s-a-1

• NAND gate:
  - Output s-a-0 dominates any input s-a-1

• OR gate:
  - Output s-a-0 dominates any input s-a-0

• NOR gate:
  - Output s-a-1 dominates any input s-a-0

• Dominance fault collapsing:
  - The reduction of the set of faults to be analyzed based on dominance relation
**Stem v.s. Branch Faults**

**C: stem of a multiple fanout**  
**A & B: branches**

- Detect A sa1:
  \[ z(t) \oplus z_f(t) = (CD \oplus CE) \oplus (D \oplus CE) = D \oplus CD = 1 \]
  \[ \Rightarrow (C = 0, \ D = 1) \]

- Detect C sa1:
  \[ z(t) \oplus z_f(t) = (CD \oplus CE) \oplus (D \oplus E) = 1 \]
  \[ \Rightarrow (C = 0, \ D = 1) \text{ or } (C = 0, \ E = 1) \]

- Hence, C sa1 dominates A sa1
- Similarly
  - C sa1 dominates B sa1
  - C sa0 dominates A sa0
  - C sa0 dominates B sa0

- In general, there might be no equivalence or dominance relations between stem and branch faults
Analysis of a Single Gate

![Gate Diagram]

<table>
<thead>
<tr>
<th>AB</th>
<th>C</th>
<th>A sa1</th>
<th>B sa1</th>
<th>C sa1</th>
<th>A sa0</th>
<th>B sa0</th>
<th>C sa0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>1</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

- **Fault Equivalence Class**
  - (A s-a-0, B s-a-0, C s-a-0)

- **Fault Dominance Relations**
  - (C s-a-1 > A s-a-1) and (C s-a-1 > B s-a-1)

- **Faults that can be ignored:**
  - A s-a-0, B s-a-0, and C s-a-1
Fault Collapsing

• Equivalence + Dominance
  – For each \( n \)-input gate, we only need to consider \( n+1 \) faults during test generation
Dominance Graph

- Rule
  - When fault $\alpha$ dominates fault $\beta$, then an arrow is pointing from $\alpha$ to $\beta$

- Application
  - Find out the transitive dominance relations among faults
Fault Collapsing Flow

Start

Sweeping the netlist from PO to PI
To find the equivalent fault groups

Sweeping the netlist
To construct the dominance graph

Discard the dominating faults

Select a representative fault from each remaining equivalence group

Generate collapsed fault list

Done

Equivalence analysis

Dominance analysis
Prime Fault

• $\alpha$ is a prime fault if every fault that is dominated by $\alpha$ is also equivalent to $\alpha$.

• Representative Set of Prime Fault (RSPF)
  - A set that consists of exactly one prime fault from each equivalence class of prime faults
  - True minimal RSPF is difficult to find
Why Fault Collapsing?

- Memory and CPU-time saving
- Ease testing generation and fault simulation

* 30 total faults  →  12 prime faults
Checkpoint Theorem

• Checkpoints for test generation
  - A test set detects every fault on the primary inputs and fanout branches is complete
  - I.e., this test set detects all other faults too
  - Therefore, primary inputs and fanout branches form a sufficient set of checkpoints in test generation
  - In fanout-free combinational circuits, primary inputs are the checkpoints

Stem is not a checkpoint!
Why Inputs + Branches Are Enough?

- Example
  - Checkpoints are marked in blue
  - Sweeping the circuit from PI to PO to examine every gate, e.g., based on an order of (A->B->C->D->E)
  - For each gate, output faults are detected if every input fault is detected
Fault Collapsing + Checkpoint

- Example:
  - 10 checkpoint faults
  - $a \leftrightarrow d \leftrightarrow s-a-0$, $c \leftrightarrow e \leftrightarrow s-a-0$
    $b \rightarrow d \rightarrow s-a-0$, $b \rightarrow d \rightarrow s-a-1$
  - 6 tests are enough
Outline

• Introduction
• Fault Modeling
• Fault Simulation
• Test Generation
• Design For Testability
Why Fault Simulation?

• To evaluate the quality of a test set
  – I.e., to compute its fault coverage

• Part of an ATPG program
  – A vector usually detected multiple faults
  – Fault simulation is used to compute the faults accidentally detected by a particular vector

• To construct fault-dictionary
  – For post-testing diagnosis
Conceptual Fault Simulation

Patterns (Sequences) (Vectors)

Fault-free Circuit

Faulty Circuit #1 (A/0)

Faulty Circuit #2 (B/1)

Faulty Circuit #n (D/0)

Response Comparison

Detected?

Logic simulation on both good (fault-free) and faulty circuits
Some Basics for Logic Simulation

• For fault simulation purpose,
  – mostly the gate delay is assumed to be zero unless the delay faults are considered. Our main concern is the functional faults

• The logic values
  – can be either two (0, 1) or three values (0, 1, X)

• Two simulation mechanisms:
  – Oblivious compiled-code:
    ■ circuit is translated into a program and all gates are executed for each pattern. (may have redundant computation)
  – Interpretive event-driven:
    ■ Simulating a vector is viewed as a sequence of value-change events propagating from the PI’s to the PO’s
    ■ Only those logic gates affected by the events are re-evaluated
Compiled-Code Simulation

• Compiled code
  - LOAD A  /* load accumulator with value of A */
  - AND B  /* calculate A and B */
  - AND C  /* calculate E = AB and C */
  - OR D   /* calculate Z = E or D */
  - STORE Z /* store result of Z */
Event-Driven Simulation

- Initialize the events at PI’s
  In the event-queue

- Pick an event
  Evaluate its effect

- Schedule the newly born events
  In the event-queue, if any

More event in Q?

Start

yes

no

Done
• Complexity \( \sim F \cdot P \cdot G \sim O(G^3) \)
• The complexity is higher than logic simulation by a factor of \( F \), while usually is much lower than ATPG
• The complexity can be greatly reduced using
  • Fault dropping and other advanced techniques
Characteristics of Fault Simulation

- Fault activity with respect to fault-free circuit
  - is often sparse both in time and in space.
- For example
  - F1 is not activated by the given pattern, while F2 affects only the lower part of this circuit.
Fault Simulation Techniques

• Serial Fault Simulation
  - trivial single-fault single-pattern
• Parallel Fault Simulation
• Deductive Fault Simulation
• Concurrent Fault Simulation
Parallel Fault Simulation

- Simulate multiple circuits at a time:
  - The inherent parallel operation of computer words to simulate faulty circuits in parallel with fault-free circuit
  - The number of faulty circuits, or faults, can be processed simultaneously is limited by the word length, e.g., 32 circuits for a 32-bit computer

- Extra Cost:
  - An event, a value-change of a single fault or fault-free circuit leads to the computation of the entire word
  - The fault-free logic simulation is repeated for each pass
Example: Parallel Fault Simulation

- Consider three faults: (J s-a-0, B s-a-1, and F s-a-0)
- Bit-space: (FF denotes fault-free)
Deductive Fault Simulation

- Simulate all faulty circuits in one pass
  - For each pattern, sweep the circuit from PI’s to PO’s.
  - During the process, a list of faults is associated with each line.
  - The list contains faults that would produce a fault effect on this line.
  - The union fault list at every PO contains the detected faults by the simulated input vector.

- Major operation: fault list propagation
  - Related to the gate types and values.
  - The size of the list may grow dynamically, leading to a potential memory explosion problem.
Consider a two-input AND-gate:

Non-controlling case: 
Case 1: $A=1$, $B=1$, $C=1$ at fault-free,
\[ LC = LA + LB + \{C/0\} \]

Controlling cases: 
Case 2: $A=1$, $B=0$, $C=0$ at fault-free,
\[ LC = LA \times LB + \{C/1\} \]
Case 3: $A=0$, $B=0$, $C=0$ at fault-free,
\[ LC = LA \times LB + \{C/1\} \]

\[ \text{LA is the set of all faults not in LA} \]
Notations:

- Let $I$ be the set of inputs of a gate $Z$ with controlling value $c$ and inversion $i$
  (i.e., $i$ is 0 for AND, OR and 1 for NAND, NOR)

- Let $C$ be the set of inputs with value $c$

Non-controlling case:

\[
\text{if } C = \emptyset \text{ then } L_Z = \bigcup_{j \in I} L_j \cup \{Z \cdot \neg a - (c \oplus i)\}
\]

Controlling cases:

\[
\text{else } L_Z = \bigcap_{j \in C} L_j \setminus \left( \bigcup_{j \in I \setminus C} L_j \right) \cup \{Z \cdot \neg a - (\neg c \oplus i)\}
\]
• Consider 3 faults: B/1, F/0, and J/0

Fault List at PI’s:

\[ LB = \{B/1\}, \quad LF = \{F/0\}, \quad LA = \phi, \quad LC = LD = \{B/1\} \]
Example: Deductive Simulation (2)

- Consider 3 faults: B/1, F/0, and J/0

Fault Lists at G and E:

\[ \begin{align*}
LB &= \{B/1\}, \quad LF = \{F/0\}, \quad LA = \phi, \quad LC = LD = \{B/1\}, \\
LG &= \overline{(LA \cdot LC)} = \{B/1\}, \\
LE &= (LD) = \{B/1\}
\end{align*} \]
Example: Deductive Simulation (3)

• Consider 3 faults: B/1, F/0, and J/0

Computed Fault List at H:

\[
egin{align*}
LB &= \{B/1\}, \quad LF = \{F/0\}, \quad LC=LD = \{B/1\}, \\
LG &= \{B/1\}, \quad LE = \{B/1\} \\
LH &= (LE + LF) = \{B/1, F/0\}
\end{align*}
\]
Example: Deductive Simulation (4)

- Consider 3 faults: B/1, F/0, and J/0

Final Fault List at the output J:

- \( LB = \{B/1\} \)
- \( LF = \{F/0\} \)
- \( LC = LD = \{B/1\} \)
- \( LG = \{B/1\} \)
- \( LE = \{B/1\} \)
- \( LH = \{B/1, F/0\} \)
- \( LJ = \{F/0, J/0\} \)
Example: Deductive Simulation

- When A changes from 1 to 0

\[
\begin{align*}
L_B &= \{B/1\}, \quad LF = \{F/0\}, \quad LA = \emptyset \\
LC=L_D &= \{B/1\}, \quad LG = \emptyset, \\
LE &= \{B/1\}, \quad LH = \{B/1,F/0\}, \quad LJ = \{B/1,F/0,J/0\}
\end{align*}
\]

Event-driven operation:
Concurrent Fault Simulation

• Simulate all faulty circuits in one pass:
  – Each gate retains a list of fault copies and each of them stores the status of a fault exhibiting difference from fault-free values

• Simulation mechanism
  – is similar to the conceptual fault simulation except that only the dynamical difference w.r.t. fault-free circuit is retained.

• Theoretically,
  – all faults in a circuit can be processed in one pass

• Practically,
  – memory explosion problem may restrict the number of faults that can be processed in each pass
Concurrent Fault Simulation

Fault-free

Fault Copies: updated by both logic event and fault events

F100
F73
F2
Example: Concurrent Simulation (1)

- Consider 3 faults: B/1, F/0, and J/0

\[ \text{LG} = \{10 \_0, B/1:11 \_1\} \quad \text{LE} = \{0 \_1, B/1:1 \_0\} \]
Example: Concurrent Simulation (2)

- Consider 3 faults: B/1, F/0, and J/0

\[LG = \{10_0, B/1:11_1\} \quad LE = \{0_1, B/1:1_0\} \]
\[LH = \{11_1, B/1:01_0, F/0:10_0\}\]
Example: Concurrent Simulation (3)

- Consider 3 faults: B/1, F/0, and J/0

\[
\begin{align*}
LG &= \{10_0, B/1:11_1\} \\
LE &= \{0_1, B/1:1_0\} \\
LH &= \{11_1, B/1:01_0, F/0:10_0\} \\
LJ &= \{01_1, B/1:10_1, F/0:00_0, J/0:01_0\}
\end{align*}
\]
Example: Concurrent Simulation (4)

- When A changes from 1 to 0

![Diagram of logic gates]

\[ LG = \{00_0, B/1:01_0\} \quad LE = \{0_1, B/1:1_0\} \]
\[ LH = \{11_1, B/1:01_0, F/0:10_0\} \]
\[ LJ = \{01_1, B/1:00_0, F/0:00_0, J/0:01_0\} \]
Fault List of AND Gate
Fault List Propagation

These 2 faults are not propagated after evaluation.

A/1: 10_0
B/1: 01_0
D/1: 00_1
C/1: 01_1

*A/0: 00_0
*B/1: 11_1
*D/1: 10_1

propagated

B/1: 10_1
C/1: 01_1
D/1: 10_1
E/1: 00_1
Parallel-Pattern Single-Fault Simulation

- **Basic Idea:**
  - Event Driven + Parallel Simulation

- **Parallel-Pattern Simulation**
  - *Many patterns are simulated in parallel* for both fault-free circuit and faulty circuits
  - The number of patterns is a multiple of the computer word-length

- **Event-Driven**
  - *reduction of logic event simulation time*

- **Simple and Extremely Efficient**
  - *basis of most modern combinational fault simulators*
Example: Parallel Pattern Simulation

- Consider one fault F/0 and four patterns: P3, P2, P1, P0

Bit-Space: $\begin{bmatrix} P3 & P2 & P1 & P0 \end{bmatrix}$
Sensitive Input and Critical Path

- **Sensitive Input of a gate:**
  - A gate input *i* is *sensitive* if complementing the value of *i* changes the value of the gate output.

- **Critical line**
  - Assume that the fault-free value of *w* is *v* in response to *t*.
  - A line *w* is critical w.r.t. a pattern *t* iff *t* detects the fault *w* stuck-at *v*.

- **Critical paths**
  - Paths consisting of critical lines only.

---

**Diagram:**

- Non-sensitive input
- Sensitive input
- 1
- 0
- i
- 0
- 1
- Z
- PO

**Legend:**

- i is critical if Z is sensitized to at least one PO.
A gate input $i$ is critical w.r.t. a pattern $t$ if
- (1) the gate output is critical and
- (2) $i$ is a sensitive input to $t$
- Use recursion to prove that $i$ is also critical

In a fanout-free circuit
- the criticality of a line can be determined by backward traversing the sensitive gate inputs from PO's, in linear time
Three-step Procedure:

- Step 1: Fault-free simulation
- Step 2: Mark the sensitive inputs of each gate
- Step 3: Identification of the critical lines by backward critical path tracing

Complexity is $O(G)$

- Where $G$ is the gate count
- for fanout-free circuits --- very rare in practice

Application

- Applied to fanout-free regions, while stem faults are still simulated by parallel-pattern fault simulator.
Detected faults in the fanout-free region: 
\{J/0, H/0, F/0, E/0, D/1\}

Question: is B stuck-at-1 detected?
Anomaly of Critical Path Tracing

- **Stem criticality** is hard to infer from branches. E.g. is B/1 detectable by the given pattern?

- It turns out that B/1 is not detectable even though both C and D are critical, because their effects cancel out each other at gate J, (i.e., fault masking problem)
- There is also a so-called multiple path sensitization problem.
Both $C$ and $D$ are not critical, yet $B$ is critical and $B/0$ can be detected at $J$ by multiple path sensitization.
Sequential Fault Simulation

• Modern Techniques:
  - Fault simulation without restoration
  - Parallel fault simulation
  - Adoption of advanced combinational techniques
  - Management of hypertrophic faults
  - Other techniques:
    - parallel-sequence and parallel-pattern
Sequential Design Model

Sequential Circuits

Comb. logic

FFs

Comb. logic

FFs

clk

A

B

C

OUT1

OUT2

A

B

C

FFs

Hoffman Model
**Time-Frame-Expansion Model**

Ex: Input Sequence ('0', '0', '0')
State Sequence (S0 → S1 → S2 → S3)

Notations: PPI: pseudo primary inputs (i.e., outputs of flip-flops)
PPO: pseudo primary outputs (i.e., inputs of flip-flops)

A single fault becomes multiple faults in the time-frame-expansion model
Parallel Pattern Simulation for Sequential Circuits?

Ex: Input Sequence \((v_1, v_2, v_3, \ldots)\)
State Sequence \((S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow \ldots)\)

If \((\text{next-state function})\) depends on only \(k\) previous input vectors
\(\rightarrow\) Then parallel pattern simulation would take \((k+1)\) passes to converge!
Outline

- Introduction
- Fault Modeling
- Fault Simulation
- **Test Generation**
- Design For Testability
Outline of ATPG
(Automatic Test Pattern Generation)

• Test Generation (TG) Methods
  – Based on Truth Table
  – Based on Boolean Equation
  – Based on Structural Analysis
  – D-algorithm [Roth 1967]
  – 9-Valued D-algorithm [Cha 1978]
  – PODEM [Goel 1981]
  – FAN [Fujiwara 1983]
General ATPG Flow

• ATPG (Automatic Test Pattern Generation)
  - Generate a set of vectors for a set of target faults

• Basic flow
  Initialize the vector set to NULL
  Repeat
    Generate a new test vector
    Evaluate fault coverage for the test vector
    If the test vector is acceptable, then add it to the vector set
  Until required fault coverage is obtained

• To accelerate the ATPG
  - Random patterns are often generated first to detect easy-to-detect faults, then a deterministic TG is performed to generate tests for the remaining faults
Combinational ATPG

- Test Generation (TG) Methods
  - Based on Truth Table
  - Based on Boolean Equation
  - Based on Structural Analysis

- Milestone Structural ATPG Algorithms
  - D-algorithm [Roth 1967]
  - 9-Valued D-algorithm [Cha 1978]
  - PODEM [Goel 1981]
  - FAN [Fujiwara 1983]
A Test Pattern

A Fully Specified Test Pattern
(every PI is either 0 or 1)

A Partially Specified Test Pattern
(certain PI’s could be undefined)
Ex: How to generate tests for the stuck-at 0 fault (fault α)?

<table>
<thead>
<tr>
<th>abc</th>
<th>f</th>
<th>f_α</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>001</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>010</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>011</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>101</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>110</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>111</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Test Generation Methods
(Using Boolean Equation)

\[ f = ab + ac, \quad f_\alpha = ac \]

\[ T_\alpha = \text{the set of all tests for fault } \alpha \]

\[ = \text{ON}_\text{set}(f \oplus f_\alpha) \]

\[ = \text{ON}_\text{set}(f) \times \text{OFF}_\text{set}(f_\alpha) + \text{OFF}_\text{set}(f) \times \text{ON}_\text{set}(f_\alpha) \]

\[ = \{(a, b, c) \mid (ab + ac)(ac)' + (ab + ac)'(ac) = 1 \} \]

\[ = \{(a, b, c) \mid abc' = 1\} \]

\[ = \{ (110) \}. \]

High complexity !!
Since it needs to compute the faulty function for each fault.

* \text{ON}_\text{set}(f): \text{All input combinations to which } f \text{ evaluates to 1.}
\text{OFF}_\text{set}(f): \text{All input combinations to which } f \text{ evaluates to 0.}
Note: \text{a function} is characterized by its \text{ON_SET}
Boolean Difference

- **Physical Meaning of Boolean Difference**
  - For a logic function $F(X) = F(x_1, ..., x_i, ..., x_n)$, find all the input combinations that make a value-change at $x_i$ also cause a value-change at $F$.

- **Logic Operation of Boolean Difference**
  - The Boolean difference of $F(X)$ w.r.t. input $x_i$ is

  $$\frac{dF(x)}{dx_i} = F_i(0) \oplus F_i(1) = F_i(0) \cdot F_i(1)' + F_i(0)' \cdot F_i(1)$$

  Where

  $F_i(0) = F(x_1, ..., 0, ..., x_n)$
  $F_i(1) = F(x_1, ..., 1, ..., x_n)$

**Illustrations of Boolean Difference**

![Diagrams of Boolean Difference](image-url)
Chain Rule

\( f = AB \)  
\( G = f + CD \)

\[ \frac{dG}{df} = (C' + D') \]
\[ \frac{df}{dA} = B \]

\[ \frac{dG}{dA} = (\frac{dG}{df}) \cdot (\frac{df}{dA}) = (C' + D') \cdot B \]

An Input vector \( v \) sensitizes a fault effect from \( A \) to \( G \) Iff \( v \) sensitizes the effect from \( A \) to \( f \) and from \( f \) to \( G \)
### Boolean Difference (con’t)

- **Boolean Difference**
  - With respect to an internal signal, \( w \), Boolean difference represents the set of input combinations that sensitize a fault effect from \( w \) to the primary output \( F \).

- **Calculation**
  - **Step 1**: convert the function \( F \) into a new one \( G \) that takes the signal \( w \) as an extra primary input.
  - **Step 2**: \( \frac{dF(x_1, \ldots, x_n)}{dw} = \frac{dG(x_1, \ldots, x_n, w)}{dw} \)
Case 1: Faults are present at PIs.

\[ F = ab + ac \]

Fault sensitization requirement:
\[ \frac{dF}{da} = F(a=0) \oplus F(a=1) = 0 \oplus (b+c) = (b+c) \]

Test-set for \( a \) s-a-1 = \{(a,b,c) | a'.(b+c)=1\} = \{(01x), (0x1)\}.

Test-set for \( a \) s-a-0 = \{(a,b,c) | a.(b+c)=1\} = \{(11x), (1x1)\}.

No need to compute The faulty function !!
Case 2: Faults are present at internal lines.

\[ F = ab + ac \]

\[ G(\text{i.e., } F \text{ with } h \text{ floating}) = h + ac \]
\[ \frac{dG}{dh} = G(h=0) \oplus G(h=1) = (ac \oplus 1) = (a' + c') \]

Test-set for \( h \) s-a-1 is
\[ \{ (a,b,c)| h' \cdot (a' + c')=1 \} = \{ (a,b,c)| (a' + b') \cdot (a' + c')=1 \} = \{ (0xx), (x00) \}. \]

Test-set for \( h \) s-a-0 is
\[ \{(a,b,c)| h \cdot (a' + c')=1\} = \{(110)\}. \]

For fault activation  For fault sensitization
Outline of ATPG
(Automatic Test Pattern Generation)

• Test Generation (TG) Methods
  – Based on Truth Table
  – Based on Boolean Equation
  – Based on Structural Analysis
  – D-algorithm [Roth 1967]
  – 9-Valued D-algorithm [Cha 1978]
  – PODEM [Goel 1981]
  – FAN [Fujiwara 1983]
Two basic goals

- (1) Fault activation (FA)
- (2) Fault propagation (FP)
- Both of which requires Line Justification (LJ), i.e., finding input combinations that force certain signals to their desired values

Notations:

- 1/0 is denoted as D, meaning that good-value is 1 while faulty value is 0
- Similarly, 0/1 is denoted D’
- Both D and D’ are called fault effects (FE)
Common Concepts for Structural TG

• Fault activation
  – Setting the faulty signal to either 0 or 1 is a Line Justification problem

• Fault propagation
  – (1) select a path to a PO → decisions
  – (2) Once the path is selected → a set of line justification (LJ) problems are to be solved

• Line Justification
  – Involves decisions or implications
  – Incorrect decisions: need backtracking

To justify \( c = 1 \) → \( a = 1 \) and \( b = 1 \) (implication)
To justify \( c = 0 \) → \( a = 0 \) or \( b = 0 \) (decision)
Ex: Decision on Fault Propagation

- Fault activation
  - G1=0 ⇒ { a=1, b=1, c=1 } ⇒ { G3=0 }

- Fault propagation: through G5 or G6

- Decision through G5:
  - G2=1 ⇒ { d=0, a=0 } ⇒ inconsistency at a ⇒ backtrack !!

- Decision through G6:
  - G4=1 ⇒ e=0 ⇒ done !! The resulting test is (111x0)

**D-frontiers**: are the gates whose output value is x, while one or more inputs are D or D'. For example, initially, the D-frontier is { G5, G6 }.
A Combinational Circuit: is usually modeled as a DAG, but not tree
**Ex: Decisions On Line Justification**

- FA → set h to 0
- FP → e=1, f=1 (→ o=0) ; FP → q=1, r=1
- To justify q=1 → l=1 or k=1
- Decision: l=1 → c=1, d=1 → m=0, n=0 → r=0 → inconsistency at r → backtrack!
- Decision: k=1 → a=1, b=1
- To justify r=1 → m=1 or n=1 (→ c=0 or d=0) → Done! (J-frontier is $\phi$)

The corresponding decision tree:

- q=1
- l=1
- k=1
- r=1
- m=1
- n=1

**J-frontier:** is the set of gates whose output value is known (i.e., 0 or 1), but is not implied by its input values.

*Ex: initially, J-frontier is \{q=1, r=1\}
Branch-and-Bound Search

• Test Generation
  – Is a branch-and-bound search
  – Every decision point is a branching point
  – If a set of decisions lead to a conflict (or bound), a backtrack is taken to explore other decisions
  – A test is found when
    - (1) fault effect is propagated to a PO
    - (2) all internal lines are justified
  – No test is found after all possible decisions are tried $\rightarrow$ Then, target fault is undetectable
  – Since the search is exhaustive, it will find a test if one exists

For a *combinational* circuit, an *undetectable* fault is also a *redundant* fault $\rightarrow$ Can be used to simplify circuit.
Implications

- Implications
  - Computation of the values that can be uniquely determined
    - Local implication: propagation of values from one line to its immediate successors or predecessors
    - Global implication: the propagation involving a larger area of the circuit and re-convergent fanout

- Maximum Implication Principle
  - Perform as many implications as possible
  - It helps to either reduce the number of problems that need decisions or to reach an inconsistency sooner
Local Implications (Forward)

Before

1. 0 \rightarrow x \quad x
2. 1 \rightarrow 1 \quad x
3. 1 \rightarrow x \quad 0 \quad \text{J-frontier} = \{ ..., a \}
4. D' \rightarrow x \quad a

After

1. 0 \rightarrow x \quad 0
2. 1 \rightarrow 1 \quad 1
3. 1 \rightarrow 0 \quad a \quad \text{J-frontier} = \{ ... \}
4. D' \rightarrow 0 \quad a \quad \text{D-frontier} = \{ ... \}
Local Implications (Backward)

Before

\[
\begin{align*}
& x \quad \begin{array}{c}
0 \\
\hline
1 \\
\hline
x
\end{array} \downarrow \\
\hline \\
\hline \\
& a \quad \begin{array}{c}
0 \\
\hline
1 \\
\hline
x
\end{array} \downarrow \\
\hline
\hline
& 1 \quad \begin{array}{c}
0 \\
\hline
1 \\
\hline
x
\end{array} \downarrow \\
\hline
\hline
\end{align*}
\]

J-frontier={ ... }

After

\[
\begin{align*}
& x \quad \begin{array}{c}
0 \\
\hline
1 \\
\hline
x
\end{array} \downarrow \\
\hline \\
\hline \\
& a \quad \begin{array}{c}
0 \\
\hline
1 \\
\hline
x
\end{array} \downarrow \\
\hline
\hline
& 1 \quad \begin{array}{c}
0 \\
\hline
1 \\
\hline
x
\end{array} \downarrow \\
\hline
\hline
\end{align*}
\]

J-frontier={ ...,a }
Global Implications

• Unique D-Drive Implication
  - Suppose D-frontier (or D-drive) is \{d, e\}, \rightarrow g is a dominator for both d and e, hence a unique D-drive is at g

  g is called a dominator of d:
  because every path from d to an PO passes through g
Learning for Global Implication

- **Static Learning**
  - Global implication derived by contraposition law
  - Learn static (i.e., input independent) signal implications

- **Dynamic Learning**
  - Contraposition law + other signal values
  - Is input pattern dependent

\[ A \implies B \implies \neg B \implies \neg A \]

- When \( A = 1 \)
  - \( F = 0 \) if \( B = 0 \) (Static Learning)
  - \( F = 1 \) if \( B = 1 \) (Dynamic Learning)

**Diagram:**
- Left: \( A \implies B \implies \neg B \implies \neg A \)
- Right: \( A \implies B \implies \neg B \implies \neg A \)
Aggressive implication may help to realize that the sub-tree below is fruitless, thus avoiding unnecessary search.
• Five logic values
  – \{0, 1, x, D, D'\}

Try to propagate Fault effect thru G1
→ Set d to 1

Try to propagate Fault effect thru G2
→ Set j,k,l,m to 1

Conflict at k
→ Backtrack!
Ex: D-Algorithm (2/3)

- Five logic values
  - \{0, 1, x, D, D'\}

Try to propagate Fault effect thru G2
→ Set j,l,m to 1

Conflict at m
→ Backtrack!
Ex: D-Algorithm (3/3)

- Five logic values
  - \{ 0, 1, x, D, D’ \}

Try to propagate Fault effect thru G2
\rightarrow Set j, l to 1

Fault propagation and line justification are both complete
\rightarrow A test is found!

This is a case of multiple path sensitization!
### D-Algorithm: Value Computation

<table>
<thead>
<tr>
<th>Decision</th>
<th>Implication</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>a=0</td>
<td>Active the fault</td>
<td></td>
</tr>
<tr>
<td>h=1</td>
<td>Unique D-drive</td>
<td></td>
</tr>
<tr>
<td>b=1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>c=1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>g=D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>d=1</td>
<td>Propagate via i</td>
<td></td>
</tr>
<tr>
<td>i=D’</td>
<td></td>
<td></td>
</tr>
<tr>
<td>d’=0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>j=1</td>
<td>Propagate via n</td>
<td></td>
</tr>
<tr>
<td>k=1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>l=1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>m=1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>n=D</td>
<td>Contradiction</td>
<td></td>
</tr>
<tr>
<td>e=0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>e’=0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>f=1</td>
<td>Propagate via m</td>
<td></td>
</tr>
<tr>
<td>m=D’</td>
<td></td>
<td></td>
</tr>
<tr>
<td>f’=0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>l=1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>n=D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>k=D’</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Propagate via k

Propagate via n

Contradiction
Decision Tree on D-Frontier

- The decision tree below
  - Node $\rightarrow$ D-frontier
  - Branch $\rightarrow$ Decision Taken
  - A Depth-First-Search (DFS) strategy is often used
9-Value D-Algorithm

• Logic values (fault-free / faulty)
  - \{0/0, 0/1, 0/u, 1/0, 1/1, 1/u, u/0, u/1, u/u\},
  - where 0/u={0,D'}, 1/u={D,1}, u/0={0,D}, u/1={D',1},
    u/u={0,1,D,D'}.

• Advantage:
  - Automatically considers multiple-path sensitization, thus reducing the amount of search in D-algorithm
  - The speed-up is NOT very significant in practice because most faults are detected through single-path sensitization
Example: 9-Value D-Algorithm

\[
\begin{align*}
\text{d} & \rightarrow \text{d}' \\
\text{e} & \rightarrow \text{e}' \\
\text{f} & \rightarrow \text{f}' \\
\text{h} & \rightarrow 1/u \rightarrow 1/1 \\
\text{i} & \rightarrow \text{D'} (=0/1) \\
\text{j} & \rightarrow \text{u/1} \\
\text{k} & \rightarrow \text{u/1} \\
\text{l} & \rightarrow \text{u/1} \\
\text{m} & \rightarrow \text{u/1} \\
\text{G1} & \rightarrow 0/1 \\
\text{G2} & \rightarrow 1/0 \\
\text{G} & \rightarrow 1/0 \\
\text{n} & \rightarrow \text{success} \\
\text{Decision Tree} \\
\{i, k, m\} & \rightarrow \text{i} \\
\{k, m, n\} & \rightarrow \text{n} \\
\text{No-backtrack!}
\end{align*}
\]
Final Step of 9-Value D-Algorithm

- To derive the test vector
  - $A = (0/1) \rightarrow 0$ (take the fault-free one)
  - $B = (1/u) \rightarrow 1$
  - $C = (1/u) \rightarrow 1$
  - $D = (u/1) \rightarrow 1$
  - $E = (u/1) \rightarrow 1$
  - $F = (u/1) \rightarrow 1$

- The final vector
  - $(A, B, C, D, E, F) = (0, 1, 1, 1, 1, 1)$
Outline of ATPG
(Automatic Test Pattern Generation)

• Test Generation (TG) Methods
  – Based on Truth Table
  – Based on Boolean Equation
  – Based on Structural Analysis
  – D-algorithm [Roth 1967]
  – 9-Valued D-algorithm [Cha 1978]
  – PODEM [Goel 1981]
  – FAN [Fujiwara 1983]
PODEM: Path-Oriented DEcision Making

- Fault Activation (FA) and Propagation (FP)
  - lead to sets of Line Justification (LJ) problems. The LJ problems can be solved via value assignments.

- In D-algorithm
  - TG is done through indirect signal assignment for FA, FP, and LJ, that eventually maps into assignments at PI’s
  - The decision points are at internal lines
  - The worst-case number of backtracks is exponential in terms of the number of decision points (e.g., at least $2^k$ for $k$ decision nodes)

- In PODEM
  - The test generation is done through a sequence of direct assignments at PI’s
  - Decision points are at PIs, thus the number of backtracking might be fewer
Search Space of PODEM

- Complete Search Space
  - A binary tree with $2^n$ leaf nodes, where $n$ is the number of PI's

- Fast Test Generation
  - Need to find a path leading to a SUCCESS terminal quickly
Objective() and Backtrace()

• PODEM
  – Also aims at establishing a sensitization path based on fault activation and propagation like D-algorithm
  – Instead of justifying the signal values required for sensitizing the selected path, objectives are setup to guide the decision process at PI’s
• Objective
  – is a signal-value pair \((w, v_w)\)
• Backtrace
  – Backtrace maps a desired objective into a PI assignment that is likely to contribute to the achievement of the objective
  – Is a process that traverses the circuit back from the objective signal to PI’s
  – The result is a PI signal-value pair \((x, v_x)\)
  – No signal value is actually assigned during backtrace
Objective Routine

- Objective Routine Involves
  - The selection of a D-frontier, G
  - The selection of an unspecified input gate of G

```cpp
Objective() {
    /* The target fault is w s-a-v */
    /* Let variable obj be a signal-value pair */
    if (the value of w is x) obj = (w, v');
    else {
        select a gate (G) from the D-frontier;
        select an input (j) of G with value x;
        c = controlling value of G;
        obj = (j, c');
    }
    return (obj);
}
```
Backtrace Routine

- **Backtrace Routine**
  - Involves finding an all-x path from objective site to a PI, i.e.,
every signal in this path has value x

```java
Backtrace(w, v_w) {
    /* Maps objective into a PI assignment */
    G = w; /* objective node */
    v = v_w; /* objective value */
    while (G is a gate output) { /* not reached PI yet */
        inv = inversion of G;
        select an input (j) of G with value x;
        G = j; /* new objective node */
        v = v ⊕ inv; /* new objective value */
    }
    /* G is a PI */ return (G, v);
}
```
Example: Backtrace

Objective to achieved: (F, 1)
PI assignments:
(1) A = 0 → fail
(2) B = 1 → succeed

The first time of backtracing

The second time of backtracing
Assume that: PI’s: \{ a, b, c, d \}  
Current Assignments: \{ a=0 \}  
Decision: b=0 → objective fails  
Reverse decision: b=1  
Decision: c=0 → objective fails  
Reverse decision: c=1  
Decision: d=0

Failure means fault effect cannot be propagated to any PO under current PI assignments
Select D-frontier G2 and set objective to (k,1)
→ e = 0 by backtrace
→ Break the sensitization across G2
→ Backtrack!
Example: PODEM (2/3)

Select D-frontier G3 and set objective to (e,1)
→ No backtrace is needed
→ Success at G3
Example: PODEM (3/3)

Select D-frontier G4 and set objective to (f,1)
→ No backtrace is needed
→ Success at G4 and G2
→ D appears at one PO
→ A test is found!!
## PODEM: Value Computation

<table>
<thead>
<tr>
<th>Objective</th>
<th>PI assignment</th>
<th>Implications</th>
<th>D-frontier</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>a=0</td>
<td>a=0</td>
<td>h=1</td>
<td>g</td>
<td></td>
</tr>
<tr>
<td>b=1</td>
<td>b=1</td>
<td>g</td>
<td></td>
<td></td>
</tr>
<tr>
<td>c=1</td>
<td>c=1</td>
<td>g=D</td>
<td>i,k,m</td>
<td></td>
</tr>
<tr>
<td>d=1</td>
<td>d=1</td>
<td>d'=0</td>
<td>k,m,n</td>
<td></td>
</tr>
<tr>
<td>k=1</td>
<td>e=0</td>
<td>e'=1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>j=0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>k=1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>n=1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>l=1</td>
<td>f=1</td>
<td>f'=0</td>
<td>m,n</td>
<td>no solutions! (\rightarrow) backtrack</td>
</tr>
<tr>
<td></td>
<td></td>
<td>l=1</td>
<td></td>
<td>reverse PI assignment</td>
</tr>
<tr>
<td></td>
<td></td>
<td>m=D'</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>n=D</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Assignments need to be reversed during backtracking.
• **Decision node:** the PI selected through backtrace for value assignment
• **Branch:** the value assignment to the selected PI
Terminating Conditions

- **D-algorithm**
  - **Success:**
    1. Fault effect at an output (D-frontier may not be empty)
    2. J-frontier is empty
  - **Failure:**
    1. D-frontier is empty (all possible paths are false)
    2. J-frontier is not empty

- **PODEM**
  - **Success:**
    - Fault effect seen at an output
  - **Failure:**
    - Every PI assignment leads to failure, in which D-frontier is empty while fault has been activated
PODEM: Recursive Algorithm

PODEM () /* using depth-first-search */
begin
  If(error at PO) return(SUCCESS);
  If(test not possible) return(FAILURE);
  (k, vk) = Objective(); /* choose a line to be justified */
  (j, vj) = Backtrace(k, vk); /* choose the PI to be assigned */
  Imply (j, vj); /* make a decision */
  If (PODEM()==SUCCESS) return (SUCCESS);
  Imply (j, vj'); /* reverse decision */
  If (PODEM()==SUCCESS) return (SUCCESS);
  Imply (j, x);
  Return (FAILURE);
end

What PI to assign?

Recursive-call
j=v_j

Recursive-call
If necessary
j=v'_j
Overview of PODEM

• PODEM
  - examines all possible input patterns implicitly but exhaustively (branch-and-bound) for finding a test
  - It is complete like D-algorithm (i.e., will find one if a test exists)

• Other Key Features
  - No J-frontier, since there are no values that require justification
  - No consistency check, as conflicts can never occur
  - No backward implication, because values are propagated only forward
  - Backtracking is implicitly done by simulation rather than by an explicit and time-consuming save/restore process
  - Experimental results show that PODEM is generally faster than the D-algorithm
The Selection Strategy in PODEM

- In Objective() and Backtrace()
  - Selections are done arbitrarily in original PODEM
  - The algorithm will be more efficient if certain guidance used in the selections of objective node and backtrace path

- Selection Principle
  - Principle 1: Among several unsolved problems
    - Attack the hardest one
    - Ex: to justify a ‘1’ at an AND-gate output
  - Principle 2: Among several solutions for solving a problem
    - Try the easiest one
    - Ex: to justify a ‘1’ at OR-gate output
Controllability As Guidance

- Controllability of a signal $w$
  - $CY_1(w)$: the probability that line $w$ has value 1.
  - $CY_0(w)$: the probability that line $w$ has value 0.
  - Example:
    - $f = ab$
    - Assume $CY_1(a) = CY_0(a) = CY_1(b) = CY_0(b) = 0.5$
    - $CY_1(f) = CY_1(a) \times CY_1(b) = 0.25$,
    - $CY_0(f) = CY_0(a) + CY_0(b) - CY_0(a) \times CY_0(b) = 0.75$

- Example of Smart Backtracing
  - Objective $(c, 1)$ → choose path $c \rightarrow a$ for backtracing
  - Objective $(c, 0)$ → choose path $c \rightarrow a$ for backtracing

\[\begin{align*}
CY_1(a) &= 0.33 \\
CY_0(a) &= 0.67 \\
CY_1(b) &= 0.5 \\
CY_0(b) &= 0.5
\end{align*}\]
Testability Analysis

• Applications
  – To give an early warning about the testing problems that lie ahead
  – To provide guidance in ATPG

• Complexity
  – Should be simpler than ATPG and fault simulation, i.e., need to be linear or almost linear in terms of circuit size

• Topology analysis
  – Only the structure of the circuit is analyzed
  – No test vectors are involved
  – Only approximate, reconvergent fanouts cause inaccuracy
• Computes six numbers for each node N
  - CC⁰(N) and CC¹(N)
    ■ Combinational 0 and 1 controllability of a node N
  - SC⁰(N) and SC¹(N)
    ■ Sequential 0 and 1 controllability of a node N
  - CO(N)
    ■ Combinational observability
  - SO(N)
    ■ Sequential observability
General Characteristic of Controllability and Observability

Controllability calculation: sweeping the circuit from PI to PO
Observability calculation: sweeping the circuit from PO to PI

Boundary conditions:
1. For PI’s: \( CC^0 = CC^1 = 1 \) and \( SC^0 = SC^1 = 0 \)
2. For PO’s: \( CO = SO = 0 \)
Controllability Measures

- $CC^0(N)$ and $CC^1(N)$
  - The number of combinational nodes that must be assigned values to justify a 0 or 1 at node $N$

- $SC^0(N)$ and $SC^1(N)$
  - The number of sequential nodes that must be assigned values to justify a 0 or 1 at node $N$

\[
CC^0(Y) = \min [CC^0(x1), CC^0(x2)] + 1
\]
\[
CC^1(Y) = CC^1(x1) + CC^1(x2) + 1
\]
\[
SC^0(Y) = \min [SC^0(x1), SC^0(x2)]
\]
\[
SC^1(Y) = SC^1(x1) + SC^1(x2)
\]
Controllability Measure (con’t)

- CC⁰(N) and CC¹(N)
  - The number of combinational nodes that must be assigned values to justify a 0 or 1 at node N
- SC⁰(N) and SC¹(N)
  - The number of sequential nodes that must be assigned values to justify a 0 or 1 at node N

\[
\begin{align*}
CC⁰(Y) &= CC⁰(x1) + CC⁰(x2) + CC⁰(x3) + 1 \\
CC¹(Y) &= \min \left[ CC¹(x1), CC¹(x2), CC¹(x3) \right] + 1 \\
SC⁰(Y) &= SC⁰(x1) + SC⁰(x2) + SC⁰(x3) \\
SC¹(Y) &= \min \left[ SC¹(x1), SC¹(x2), SC¹(x3) \right]
\end{align*}
\]
Observability Measure

- **CO(N) and SO(N)**

  - The observability of a node N is a function of the output observability and of the cost of holding all other inputs at non-controlling values

\[
\begin{align*}
CO(x_1) &= CO(Y) + CC^0(x_2) + CC^0(x_3) + 1 \\
SO(x_1) &= SO(Y) + SC^0(x_2) + SC^0(x_3)
\end{align*}
\]
Initial objective=(G5,1).
G5 is an AND gate → Choose the hardest-1
→ Current objective=(G1,1).
G1 is an AND gate → Choose the hardest-1
→ Arbitrarily, Current objective=(A,1). A is a PI → Implication → G3=0.
The initial objective satisfied? No! → **Current objective=(G5,1).**
G5 is an AND gate → Choose the hardest-1 → **Current objective=(G1,1).**
G1 is an AND gate → Choose the hardest-1
→ Arbitrarily, **Current objective=(B,1).** B is a PI → Implication → G1=1, G6=0.
PODEM: Example 2 (3/3)

The initial objective satisfied? No! \(\rightarrow\) Current objective=(G5,1).
The value of G1 is known \(\rightarrow\) Current objective=(G4,0).
The value of G3 is known \(\rightarrow\) Current objective=(G2,0).
A, B is known \(\rightarrow\) Current objective=(C,0).
C is a PI \(\rightarrow\) Implication \(\rightarrow\) G2=0, G4=0, G5=D, G7=D.

No backtracking !!
If The Backtracing Is Not Guided (1/3)

Initial objective=(G5,1).
Choose path G5-G4-G2-A → A=0.
Implication for A=0 → G1=0, G5=0 → Backtracking to A=1.
Implication for A=1 → G3=0.
The initial objective satisfied? No! → Current objective=(G5,1).
Choose path G5-G4-G2-B → B=0.
Implication for B=0 → G1=0, G5=0 → Backtracking to B=1.
Implication for B=1 → G1=1, G6=0.
If The Backtracing Is Not Guided (3/3)

The initial objective satisfied? No! \( \rightarrow \) Current objective=(G5,1).
Choose path G5-G4-G2-C \( \rightarrow \) C=0.
Implication for C=0 \( \rightarrow \) G2=0, G4=0, G5=D, G7=D.

Two times of backtracking !!
Outline of ATPG  
(Automatic Test Pattern Generation)

• Test Generation (TG) Methods
  – Based on Truth Table
  – Based on Boolean Equation
  – Based on Structural Analysis
  – D-algorithm [Roth 1967]
  – 9-Valued D-algorithm [Cha 1978]
  – PODEM [Goel 1981]
  – FAN [Fujiwara 1983]
FAN (Fanout Oriented) Algorithm

- **FAN**
  - Introduces two major extensions to PODEM’s backtracing algorithm
- **1st extension**
  - Rather than stopping at PI’s, backtracing in FAN may stop at an internal lines
- **2nd extension**
  - FAN uses multiple backtrace procedure, which attempts to satisfy a set of objectives simultaneously
Headlines and Bound Lines

- **Bound line**
  - A line reachable from at least one stem
- **Free line**
  - A line that is NOT bound line
- **Head line**
  - A free line that directly feeds a bound line
Assume that:
Objective is \((J, 0)\)

\(J\) is a head line
\(\rightarrow\) Backtrace stops at \(J\)
\(\rightarrow\) Avoid unnecessary search

All makes \(J = 0\)
Why Stops at Head Lines?

- Head lines are mutually independent
  - Hence, for each given value combination at head lines, there always exists an input combination to realize it.

- FAN has two-steps
  - Step 1: PODEM using headlines as pseudo-PI’s
  - Step 2: Generate real input pattern to realize the value combination at head lines.
Why Multiple Backtrace?

• Drawback of Single Backtrace
  - A PI assignment satisfying one objective → may preclude achieving another one, and this leads to backtracking

• Multiple Backtrace
  - Starts from a set of objectives (Current_objectives)
  - Maps these multiple objectives into a head-line assignment $k=v_k$ that is likely to
    - Contribute to the achievement of a subset of the objectives
    - Or show that some subset of the original objectives cannot be simultaneously achieved
Example: Multiple Backtrace

Consistent stem

Conflicting stem

Current_objectives | Processed entry | Stem_objectives | Head_objectives
--- | --- | --- | ---
(I,1), (J,0) | (I,1) | A | 
(J,0), (G,0) | (J,0) | A, E | 
(G,0), (H,1) | (G,0) | A, E | 
(H,1), (A1,1), (E1,1) | (H,1) | A, E | 
(A1,1), (E1,1), (E2,1), (C,1) | (A1,1) | A | 
(E1,1), (E2,1), (C,1) | (E1,1) | A, E | 
(E2,1), (C,1) | (E2,1) | A, E | 
(C,1) | (C,1) | A, E | C
Empty $\rightarrow$ restart from (E,1)

(E,1) | (E,1) | A | C

(A2,0) | (A2,0) | A | C
References For ATPG


Outline

- Introduction
- Fault Modeling
- Fault Simulation
- Test Generation
- Design For Testability
Why DFT?

• Direct Testing is Way Too Difficult!
  – Large number of FFs
  – Embedded memory blocks
  – Embedded analog blocks

• **Design For Testability is inevitable**
  • Like death and tax
Design For Testability

• Definition
  - Design For Testability (DFT) refers to those design techniques that make test generation and testing cost-effective

• DFT Methods
  - Ad-hoc methods
  - Scan, full and partial
  - Built-In Self-Test (BIST)
  - Boundary scan

• Cost of DFT
  - Pin count, area, performance, design-time, test-time
Important Factors

- **Controllability**
  - Measure the ease of controlling a line

- **Observability**
  - Measure the ease of observing a line at PO

- **Predictability**
  - Measure the ease of predicting output values

- **DFT deals with ways of improving**
  - Controllability
  - Observability
  - Predictability
Test Point Insertion

- Employ test points to enhance
  - Controllability
  - Observability
- CP: Control Points
  - Primary inputs used to enhance controllability
- OP: Observability Points
  - Primary outputs used to enhance observability

Add 0-CP

Add 1-CP

Add OP
0/1 Injection Circuitry

- Normal operation
  When CP_enable = 0
- Inject 0
  - Set CP_enable = 1 and CP = 0
- Inject 1
  - Set CP_enable = 1 and CP = 1

Inserted circuit for controlling line w
Control Point Selection

• Impact
  – The controllability of the fanout-cone of the added point is improved

• Common selections
  – Control, address, and data buses
  – Enable / Hold inputs
  – Enable and read/write inputs to memory
  – Clock and preset/clear signals of flip-flops
  – Data select inputs to multiplexers and demultiplexers
Example: Use CP to Fix DFT Rule Violation

- **DFT rule violations**
  - The set/clear signal of a flip-flop is generated by other logic, instead of directly controlled by an input pin
  - Gated clock signals

- **Violation Fix**
  - Add a control point to the set/clear signal or clock signals
Example: Fixing Gated Clock

- **Gated Clocks**
  - **Advantage:** power dissipation of a logic design can thus reduced
  - **Drawback:** the design’s testability is also reduced

- **Testability Fix**
Example: Fixing Tri-State Bus Contention

• Bus Contention
  – A stuck-at-fault at the tri-state enable line may cause bus contention – multiple active drivers connect to the bus simultaneously

• Fix
  – Add CP’s to turn off tri-state devices during testing

Enable line stuck-at-1

Enable line active

Unpredicted voltage on bus may cause fault to go unnoticed
Observation Point Selection

• Impact
  – The observability of the transitive fanins of the added point is improved

• Common choice
  – Stem lines having high fanout
  – Global feedback paths
  – Redundant signal lines
  – Output of logic devices having many inputs
    – MUX, XOR trees
  – Output from state devices
  – Address, control and data buses
Problems of CP & OP

- Large number of I/O pins
  - Add MUX’s to reduce the number of I/O pins
  - Serially shift CP values by shift-registers
- Larger test time
What Is Scan?

- **Objective**
  - To provide controllability and observability at internal state variables for testing

- **Method**
  - Add test mode control signal(s) to circuit
  - Connect flip-flops to form shift registers in test mode
  - Make inputs/outputs of the flip-flops in the shift register controllable and observable

- **Types**
  - Internal scan
    - Full scan, Partial scan, Random access
  - Boundary scan
The Scan Concept

Mode Switch (normal or test)
Scan In
Scan Out
Sequential ATPG is extremely difficult: due to the lack of controllability and observability at flip-flops.
Example: A 3-stage Counter

It takes 8 clock cycles to set the flip-flops to be (1, 1, 1), for detecting the target fault \( g \) stuck-at-0 fault

(\( 2^{20} \) cycles for a 20-stage counter !)
A Logic Design After Scan Insertion

Combinational Logic

\[ \times \quad g \text{ stuck-at-0} \]

Scan Chain provides an easy access to flip-flops
Pattern Generation is much easier!!
Procedure Of Applying Test Patterns

• Notation
  – Test vectors $T = < t_i^I, t_i^F >$ $i=1, 2, ...$
  – Output Response $R = < r_i^O, r_i^F >$ $i=1, 2, ...$

• Test Application
  – (1) $i = 1$;
  – (2) Scan-in $t_1^F$ /* scan-in the first state vector for PPI’s */
  – (3) Apply $t_i^I$ /* apply current input vector at PI’s */
  – (4) Observe $r_i^O$ /* observe current output response at PO’s */
  – (5) Parallelly load register /* load-in the next vector at PPO’s */
    - (I.e., set Mode to ‘Normal’)
  – (6) Scan-out $r_i^F$ while scanning-in $t_{i+1}^F$ /* overlap scan-in and scan-out */
  – (7) $i = i+1$; Goto step (3)
Testing Scan Chain?

- **Common practice**
  - Scan chain is often first tested before testing core logic by pumping-in and pumping-out random vectors

- **Procedure**
  - (1) $i = 0$;
  - (2) Scan-in $1^{st}$ random vector to flip-flops
  - (3) Scan-out $(i)^{th}$ random vector while scanning-in $(i+1)^{th}$ vector for flip-flops.
    - The $(i)^{th}$ scan-out vector should be identical to $(i)^{th}$ vector scanned in earlier, otherwise scan-chain is mal-functioning
  - (4) If necessary $i = i+1$, goto step (3)
MUXed Scan Flip-Flop

- Only D-type master-slave flip-flops are used
- One extra primary input pin available for test
- All flip-flop clocks controlled from primary inputs
  - No gated clock allowed
- Clocks must not feed data inputs of flip-flops
- Most popularly supported in standard cell libraries
LSSD Scan flip-flop (1977 IBM)

- LSSD: Level Sensitive Scan Design
  - Less performance degradation than MUXed scan FF

- Clocking
  - Normal operation: non-overlapping \( CK1=1 \rightarrow CK3=1 \)
  - Scan operation: non-overlapping \( CK2=1 \rightarrow CK3=1 \)
Symbol of LSSD Scan FF

- Latch 1
  - D
  - SI
  - C
  - A
  - 1D
  - 2D
  - CK1
  - CK2
  - Q

- Q1 (normal level-sensitive latch output)

- Latch 2
  - D
  - CK
  - B
  - Q
  - SO
Scan Rule Violation Example

Rule violation:
Flip-flops cannot form a shift-register

All FFs are triggered by the same clock edge
Set or reset signals are not controlled by any internal signals

A workaround
Some Problems With Full Scan

• Problems
  - Area overhead
  - Possible performance degradation
  - High test application time
  - Power dissipation

• Features of Commercial Tools
  - Scan-rule violation check (e.g., DFT rule check)
  - Scan insertion (convert a FF to its scan version)
  - ATPG (both combinational and sequential)
  - Scan chain reordering after layout

Major Commercial Test Tool Companies
- Synopsys
- Mentor-Graphics
- SynTest (華騰科技)
- LogicVision
Performance Overhead

• The increase of delay along the normal data paths include:
  – Extra gate delay due to the multiplexer
  – Extra delay due to the capacitive loading of the scan-wiring at each flip-flop’s output

• Timing-driven partial scan
  – Try to avoid scan flip-flops that belong to the timing critical paths
  – The flip-flop selection algorithm for partial scan can take this into consideration to reduce the timing impact of scan to the design
Scan-Chain Reordering

- Scan-chain order is often decided at gate-level **without** knowing the cell placement.
- Scan-chain consumes a lot of routing resources, and could be minimized by **re-ordering the flip-flops in the chain** after layout is done.

![Scan-chain order comparison](image)

*Layout of a cell-based design*  *A better scan-chain order*
Overhead of Scan Design

- No. of CMOS gates = 2000
- Fraction of flip-flops = 0.478
- Fraction of normal routing = 0.471

<table>
<thead>
<tr>
<th>Scan implementation</th>
<th>Predicted overhead</th>
<th>Actual area overhead</th>
<th>Normalized operating frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>None</td>
<td>0</td>
<td>0</td>
<td>1.0</td>
</tr>
<tr>
<td>Hierarchical</td>
<td>14.05%</td>
<td>16.93%</td>
<td>0.87</td>
</tr>
<tr>
<td>Optimized</td>
<td>14.05%</td>
<td>11.9%</td>
<td>0.91</td>
</tr>
</tbody>
</table>
Random Access Scan

Comparison with Scan-Chain

- More flexible – any FF can be accessed in constant time
- Test time could be reduced
- More hardware and routing overhead
Parameters

- **link_library**
  - The ASIC vendor library where you design is initially represented

- **target_library**
  - Usually the same as your link_library, unless you are translating a design between technologies

- **test_default_scan_style**
  - multiplexed_flip_flop, clocked_scan, aux_clock_lssd
  - Note that: the cell library incorporated should support these scan cells
Typical Flat Design Flow

DESIGN COMPILER
DC EXPERT+

HDL

Set constraints
Set scan style
Run test-ready compile

Check constraints
Check design rules
Set scan configuration
Build scan chains

Optimize netlist with scan
Check constraints
Save testable design

Create and format test patterns
Compacted high fault coverage test vectors

Adjust constraints or compile strategy
not met
fix problems

adjust constraints or try incremental compile
Synthesizing The Design

• Read in HDL code
  dc_shell > read –format verilog design_name.v

• Set target_library
  dc_shell > target_library = asic_vendor.db

• Constraint the design
  dc_shell > max_area 1000
  dc_shell > create_clock clock_port –period 20 -waveform {10,15}

• Declare the test methodology
  dc_shell > set_scan_configuration –methodology partial_scan

• Select scan style
  dc_shell > test_default_scan_style = multiplexed_flip_flop

• Compilation
  dc_shell > compile -scan
Synthesizing The Design (con’t)

• Check constraints
  \texttt{dc\_shell > report\_constraint –all\_violators}

• Save design
  \texttt{dc\_shell > write –format db –out design\_test\_ready.db}

• Check design rules
  \texttt{dc\_shell > check\_test}
Building Scan Chains

• Declare Scan Enable Signal
  dc_shell > set_scan_signal test_scan_enable –port SE
  dc_shell > set_drive 2 SE

• Set Min. Fault Coverage If Partial Scan
  dc_shell > set_min_fault_coverage 95

• No Scan Replacement
  dc_shell > set_scan_configuration –replace false

• Build the Scan Chains
  dc_shell > insert_scan

• Check the Design Rules Again
  dc_shell > check_test
Generating Test Patterns

- Generate Test Report
  
  ```
  dc_shell > report_test –scan_path
  ```

- Write out Scan Design
  
  ```
  dc_shell > write –format db –hierarchy –out design.db
  ```

- Generate The Test
  
  ```
  dc_shell > create_test_patterns –compact_effort high
  ```

- Write Out Test Patterns
  
  ```
  dc_shell > write_test –out test_vectors –format WGL
  ```

- WGL (Waveform Generation Language)
  
  - Is a format supported by Summit Design Software
Partial Scan

• Basic idea
  – Select a subset of flip-flops for scan
  – Lower overhead (area and speed)
  – Relaxed design rules

• Cycle-breaking technique
  – Select scan flip-flops to simplify sequential ATPG
  – Overhead is about 25% off than full scan

• Timing-driven partial scan
  – Jou & Cheng, ICCAD, Nov. 1991
  – Allow optimization of area, timing, and testability simultaneously
**Full Scan vs. Partial Scan**

- Every flip-flop is a scan-FF. NOT every flip-flop is a scan-FF.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Full Scan</th>
<th>Partial Scan</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Time</td>
<td>Longer</td>
<td>Shorter</td>
</tr>
<tr>
<td>Hardware Overhead</td>
<td>More</td>
<td>Less</td>
</tr>
<tr>
<td>Fault Coverage</td>
<td>~100%</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Ease-of-Use</td>
<td>Easier</td>
<td>Harder</td>
</tr>
</tbody>
</table>
Partial Scan Design

Scan Flip-Flops: \{2, 5\}
Non-Scan FFs: \{1, 3, 4, 6\}
Cycle Breaking Algorithm

• Algorithm 1
  - Select nodes in a digraph \( G=(V,E) \) to cut all cycles of length greater than one

• Step 1
  - Find all the non-trivial SCCs \( G_i=(V_i, E_i) \), where \( 1 \leq i \leq r \)
  - If no non-trivial SCC stop

• Step 2
  - (1) Delete a node \( v \) using one of the heuristics \( H1, H2, H3 \) (to be discussed later)
  - (2) Delete node \( v \) from \( V_i \) and delete all incoming and outgoing edges of \( v \)
  - (3) Let the resulting graph be \( G_i'=(V_i', E_i') \)
    - Execute Algorithm 1 recursively with \( G_i' \) as input graph
Reducing the Length of Consecutive Self-Loop Paths

• Definition
  - A graph has a consecutive self-loop path of length K if there exists a directed path of exactly K vertices, each having a self-loop

• Observation
  - Circuits with consecutive self-loop paths, such as counters, need longer test generation time

• Solution
  - Reduce the length of consecutive self-loop paths by scanning some of the flip-flops with self-loops
Trade-Off of Area Overhead v.s. Test Generation Effort
Conclusions

• Testing
  – Conducted after manufacturing
  – Must be considered during the design process

• Major Fault Models
  – Stuck-At, Bridging, Stuck-Open, Delay Fault, …

• Major Tools Needed
  – Design-For-Testability
    ■ By Scan Chain Insertion or Built-In Self-Test
  – Fault Simulation
  – Automatic Test Pattern Generation

• Other Applications in CAD
  – ATPG is a way of Boolean Reasoning, applicable to may logic-domain CAD problems