## Unit 3: Logic Synthesis

- Course contents
- Synthesis overview
- RTL synthesis
- Logic optimization
- Technology mapping
- Timing optimization
- Synthesis for low power
-     * Retiming
- Readings
- Chapter 11



## Levels of Design



## Synthesis

- Translate HDL descriptions into logic gate networks (structural domain) in a particular library
- Advantages
- Reduce time to generate netlists
- Easier to retarget designs from one technology to another
- Reduce debugging effort
- Requirement
- Robust HDL synthesizers


## HDL Synthesis

## Synthesis $=$ Domain Translation + Optimization



Structural domain

## Domain Translation

## Consistent with data manipulation functions



## Consistent with special semantics

## Optimization

- Technology-independent optimization: logic optimization
- Work on Boolean expression equivalent
- Estimate size based on \# of literals
- Use simple delay models
- Technology-dependent optimization: technology mapping/library binding
- Map Boolean expressions into a particular cell library
- May perform some optimizations in addition to simple mapping
- Use more accurate delay models based on cell structures



## Two-Level Logic Optimization

- Two-level logic representations
- Sum-of-product form
- Product-of-sum form
- Two-level logic optimization
- Key technique in logic optimization
- Many efficient algorithms to find a near minimal representation in a practical amount of time
- In commercial use for several years
- Minimization criteria: number of product terms
- Example: $F=X Y Z+X \bar{Y} \bar{Z}+X \bar{Y} Z+\bar{X} Y Z+X Y \bar{Y} Z$


$$
F=X \bar{Y}+Y Z
$$

## Multi-Level Logic Optimization

- Translate a combinational circuit to meet performance or area constraints
- Two-level minimization
- Common factors or kernel extraction
- Common expression resubsitution
- In commercial use for several years
- Example:

$$
\mathrm{f} 1=\mathrm{c}(\overline{\mathrm{a}}+\mathrm{x})+\mathrm{a} \overline{\mathrm{x}} \overline{\mathrm{x}}
$$

$$
\mathrm{f} 2=\mathrm{gx}
$$

$$
x=d(b+f)+\bar{d}(\bar{b}+e)
$$

$$
\begin{aligned}
& \mathrm{f} 1=\mathrm{abcd}+\mathrm{abce}+\mathrm{ab} \overline{\mathrm{~b}} \overline{\mathrm{~d}}+\mathrm{ab} \overline{\mathrm{~b}} \overline{\mathrm{~d}}+ \\
& \bar{a} c+c d f+a b \bar{c} \overline{d e}+a \bar{b} \bar{c} d \bar{f} \\
& \text { f2 }=\text { bdg }+\bar{b} d f g+\overline{b d g}+\text { bdeg }
\end{aligned}
$$

## Technology Mapping

- Goal: translation of a technology independent representation (e.g. Boolean networks) of a circuit into a circuit in a given technology (e.g. standard cells) with optimal cost
- Optimization criteria:
- Minimum area
- Minimum delay
- Meeting specified timing constraints
- Meeting specified timing constraints with minimum area
- Usage:
- Technology mapping after technology independent logic optimization
- Technology translation


## Standard Cells for Design Implementation



## Timing Optimization

- There is always a trade-off between area and delay
- Optimize timing to meet delay spec. with minimum area



## Outline

- Synthesis overview
- RTL synthesis
- Combinational circuit generation
- Special element inferences
- Logic optimization
- Two-level logic optimization
- Multi-level logic optimization
- Technology mapping
- Timing optimization
- Synthesis for low power
- Retiming


## Typical Domain Translation Flow

- Translate original HDL code into 3-address format
- Conduct special element inferences before combinational circuit generation
- Conduct special element inferences process by process (local view)



## Combinational Circuit Generation

- Functional unit allocation
- Straightforward mapping with 3-address code
- Interconnection binding
- Using control/data flow analysis


## Functional Unit Allocation

- 3-address code
$-x=y$ op $z$ in general form
- Function unit op with inputs $y$ and $z$ and output $x$



## Interconnection Binding

- Need the dependency information among functional units
- Using control/data flow analysis
- A traditional technique used in compiler design for a variety of code optimizations
- Statically analyze and compute the set of assignments reaching a particular point in a program


## Control/Data Flow Analysis

- Terminology
- A definition of a variable $x$
- An assignment assigns a value to the variable $x$
- d1 can reach d4 but cannot reach d3
- d1 is killed by d 2 before reaching d3
- A definition can only be affected by those definitions being able to reach it
- Use a set of data flow equations to compute which assignments can reach a target assignment

$$
\begin{aligned}
& \text { /*d1*/ } x=a ; \\
& \text { if(s) begin } \\
& \text { /*d2*/ } \quad x=b ; \\
& \text { /*d3*/ } \quad y=x+a ; \\
& \quad \text { end }
\end{aligned}
$$




## Combinational Circuit Generation

always @ (x or a or b or c or d or s) begin
/*d1*/ x = a + b;
$/ * d 2 * /$ if ( $s$ ) $x=c-d$;
/*d3*/ else $x=x$;
/*d4*/ y = x;
end

## Input HDL

always @ (x or a or b or c or d or s) begin
/*d1*/ x = a + b;
/*d2*/ if ( s ) x=c-d;
/*d3*/ else $x=x$;
/*d4*/ x = s mux $x$;
/*d5*/ y = x;
end

## Modified <br> 3-address code


$\ln [d 2]=\{d 1, d 5\}$

$\ln [\mathrm{d} 3]=\{* d 1, \mathrm{~d} 5\}$



Interconnection binding

$$
\ln [d 4]=\{* d 2, * d 3, d 5\}
$$



$$
\ln [\mathrm{d} 5]=\{* d 4, \mathrm{~d} 5\}
$$



Functional unit allocation


Final result

## Outline

- Synthesis overview
- RTL synthesis
- Combinational circuit generation
-Special element inferences
- Logic optimization
- Two-level logic optimization
- Multi-level logic optimization
- Technology mapping
- Timing optimization
- Synthesis for low power
- Retiming


## Special Element Inferences

- Given a HDL code at RTL, three special elements need to be inferred to keep the special semantics
- Latch (D-type) inference
- Flip-Flop (D-type) inference
- Tri-state buffer inference
- Some simple rules are used in typical approaches

| reg Q; |
| :--- |
| always @(D or en) |
| if(en) Q = D; |

Latch inferred!!

$$
\begin{aligned}
& \text { reg Q; } \\
& \text { always@(posedge clk) } \\
& \text { Q = D; } \\
& \hline
\end{aligned}
$$

Flip-flop inferred!!

$$
\begin{aligned}
& \text { reg Q; } \\
& \text { always@(D or en) } \\
& \text { if(en) Q = D; } \\
& \text { else Q = 1’bz; } \\
& \text { Tri-state buffer } \\
& \text { inferred!! }
\end{aligned}
$$

## Preliminaries

- Sequential section
- Edge triggered always statement
- Combinational section
- All signals whose values are used in the always statement are included in the sensitivity list

| reg Q; <br> always@(posedge clk) <br> Q = D; |
| :--- |

Sequential section
Conduct flip-flop inference

$$
\begin{aligned}
& \text { reg Q; } \\
& \text { always@(in or en) } \\
& \text { if(en) Q=in; } \\
& \hline
\end{aligned}
$$

Combinational section
Conduct latch inference

## Terminology (1/2)

- Conditional assignment
- Selector: S
- Input: D
- Output: Q


Input

## Terminology (2/2)

- A variable Q has a branch for a value of selector $\boldsymbol{s}$
- The variable Q is assigned a value in a path going through the branch



## Rules of Latch Inference (1/2)

- Condition 1: There is no branch associated with the output of a conditional assignment for a value of the selector
- Output depends on its previous value implicitly
always@(s or a) if(s) Q=a;


Q depends on its previous value at this branch

## Rules of Latch Inference (2/2)

- Condition 2: The output value of a conditional assignment depends on its previous value explicitly

$y$ depends on its previous value at this branch via the assignment $z=y$;


## Typical Latch Inference

- Conditional assignments are not completely specified
- Check if the else-clause exists
- Check if all case items exist
- Outputs conditionally assigned in an if-statement are not assigned before entering or after leaving the ifstatement

```
always@(D or S)
if(S) Q = D;
\longrightarrow
```

always@(S or A or B)
begin
$\mathrm{Q}=\mathrm{A}$; $\longrightarrow$ Do not infer
$\operatorname{if}(S) Q=B ; \quad$ latch for $Q$
end

## Typical Coding Style Limitation (1/2)

always@(a or en) if(en) x=a;


## Typical Coding Style Limitation (2/2)

- Process by process
- No consideration on the dependencies across processes
- No warrantee on the consistency of memory semantics
module EXP(in, s1, s2, o1, o2, o3);
input in, s1, s2;
output 01,02,03;
reg o1, o2, o3;
always@(in or s1 or o2)
/*d1*/ if(s1) o1=in;
o1 depends on its
/*d2*/ else 01=o2;
always@(s1 or s2 or o1) begin
/*d3*/ o3=s1\&s2;
/*d4*/ if(s2) o2=o1; end
endmodule value via o2 at d4

Infer a latch for 02


## Terminology

- Clocked statement: edge-triggered always statement
- Simple clocked statement
e.g., always @ (posedge clock)
- Complex clocked statement
e.g., always @ (posedge clock or posedge reset)
- Flip-flop inference must be conducted only when synthesizing the clocked statements


## Infer FF for Simple Clocked Statements (1/2)

- Infer a flip-flop for each variable being assigned in the simple clocked statement



## Infer FF for Simple Clocked Statements (2/2)

- Two post-processes
- Propagating constants
- Removing the flip-flops without fanouts



## Infer FF for Complex Clocked Statements

- The edge-triggered signal not used in the following operations is chosen as the clock signal
- The usage of asynchronous control pins requires the following syntactic template
- An if-statement immediately follows the always statement
- Each variable in the event list except the clock signal must be a selective signal of the if-statements
- Assignments in the blocks B1 and B2 must be constant assignments (e.g., $x=1$, etc.)
always @ (posedge clock or posedge reset or negedge set)



## Typical Coding Style Limitation

$$
\begin{aligned}
& \text { always @ (posedge clk or posedge R) } \\
& \text { if(R) Q = 0; } \\
& \text { else Q = D; }
\end{aligned}
$$



## Typical Tri-State Buffer Inference (1/2)

- If a data object Q is assigned a high impedance value ' $Z$ ' in a multi-way branch statement (if, case, ?:)
- Associated Q with a tri-state buffer
- If Q associated with a tri-state buffer has also a memory attribute (latch, flip-flop)
- Have the Hi-Z propagation problem
- Real hardware cannot propagate Hi-Z value
- Require two memory elements for the control and the data inputs of tri-state buffer



## Typical Tri-State Buffer Inference (2/2)

- It may suffer from mismatches between synthesis and simulation
- Process by process
- May incur the Hi-Z propagation problem



## Comments on Special Element Inference

- Typical synthesizers
- Use ad hoc methods to solve latch inference, flip-flop inference and tri-state buffer inference
- Incur extra limitations on coding style
- Do not consider the dependencies across processes
- Suffer from synthesis/simulation mismatches
- A lot of efforts can be done to enhance the synthesis capabilities
- It may require more computation time
- Users' acceptance is another problem


## Outline

- Synthesis overview
- RTL synthesis
- Combinational circuit generation
- Special element inferences
- Logic optimization
- Two-level logic optimization
- Multi-level logic optimization
- Technology mapping
- Timing optimization
- Synthesis for low power
- Retiming


## Two-Level Logic Optimization

Basic idea: Boolean law $x+x^{\prime}=1$ allows for

$$
\text { grouping } x 1 x 2+x 1 x^{\prime} 2=x 1
$$

Approaches to simplify logic functions:

- Karnaugh maps [Kar53]
- Quine-McCluskey [McC56]


## 3-Variable Karnaugh Maps

- Example

| $A$ | $B$ | $C$ | $F$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |



## Implicant

## - IMPLICANT:

any single 1 or any group of 1's combined together on a map of the function $F$

- ab'c', abc
- PRIME IMPLICANT: an implicant that cannot be combined with another terms to eliminate a variable
- a'b'c, a'cd, ac'



## Minimum Form

- A sum-of-products expression containing a non-prime implicant cannot be minimum
- Could be simplified by combining the nonprime term with additional minterm
- To find the minimum sum-of-products
- Find a minimum number of prime implicants which cover all of the 1's
- Not every prime implicant is needed
- If prime implicants are selected in the wrong order, a nonminimum solution may result


## Essential Prime Implicant

- If a minterm is covered by only one prime implicant, that prime implicant is ESSENTIAL and must be included in the minimum sum-of-products


Note: 1's in red color are covered by only one prime implicant. All other 1 's are covered by at least two prime implicants

## Classical Logic Minimization

- Theorem:[Quine,McCluskey] There exists a minimum cover for $F$ that is prime
- Need to look just at primes (reduces the search space)
- Classical methods: two-step process

1. Generation of all prime implicants
2. Extraction of a minimum cover (covering problem)

## Primary Implicant Generation (1/5)



## Primary Implicant Generation (2/5)



## Primary Implicant Generation (3/5)



## Primary Implicant Generation (4/5)

| Implication Table |  |  |
| :---: | :---: | :---: |
| Column I | Column II | Column III |
| 0000 \| | O-00 * | O1-- * |
|  | -000 * |  |
| 0100 \| |  | -1-1 * |
| 1000 \| | 010- \| |  |
|  | 01-0 \| |  |
| 0101 | 100- * |  |
| 0110 \| | 10-0 * |  |
| 1001 \| |  |  |
| 1010 \| | 01-1 \| |  |
|  | -101 \| |  |
| 0111 | 011- \| |  |
| 1101 \| | 1-01 * |  |
| 1111 \| | -111 \| |  |
|  | 11-1 \| |  |

## Primary Implicant Generation (5/5)



Prime Implicants:

$$
\begin{aligned}
& 0-00=a ' c ' d ' \\
& 100-=a b ' c ' \\
& 1-01=a c ' d \\
& -1-1=b d \\
& -000=b ' c ' d ' \\
& 10-0=a b ' d ' \\
& 01--=a ' b
\end{aligned}
$$

## Column Covering (1/4)

|  | 4 | 5 | 6 | 8 | 9 | 10 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0,4 (0-00) | x |  |  |  |  |  |  |
| 0,8 (-000) |  |  |  | $x$ |  |  |  |
| 8,9 (100-) |  |  |  | $x$ | $x$ |  |  |
| 8,10 (10-0) |  |  |  | $x$ |  | $x$ |  |
| 9,13 (1-01) |  |  |  |  | $x$ |  | $x$ |
| 4,5,6,7 (01--) | $x$ | $x$ | $x$ |  |  |  |  |
| 5,7,13,15 (-1-1) |  | $x$ |  |  |  |  | $x$ |

rows = prime implicants
columns = ON-set elements
place an " $X$ " if ON-set element is covered by the prime implicant

## Column Covering (2/4)



If column has a single $X$, then the implicant associated with the row is essential. It must appear in minimum cover

## Column Covering (3/4)



Eliminate all columns covered by essential primes

## Column Covering (4/4)



Find minimum set of rows that cover the remaining columns $f=a b ' d '+a c ' d+a ' b$

## Petrick's Method

- Solve the satisfiability problem of the following function $\mathbf{P}=\mathbf{( P 1 + P 6})(\mathbf{P 6}+\mathbf{P} 7) \mathbf{P 6}(\mathbf{P} 2+\mathbf{P} 3+\mathbf{P} 4)(\mathbf{P} 3+\mathbf{P} 5) \mathbf{P} 4(\mathbf{P} 5+\mathbf{P} 7)=\mathbf{1}$

|  |  | 4 | 5 | 6 | 8 | 9 | 10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P1 | 0,4 (0-00) | $\times$ |  |  |  |  |  |  |
| P2 | 0,8 (-000) |  |  |  | $\times$ |  |  |  |
| P3 | 8.9 (100-) |  |  |  | $\times$ | $\times$ |  |  |
| P4 | 8,10 (10-0) |  |  |  | $\times$ |  | $\times$ |  |
| P5 | 9,13(1-01) |  |  |  |  | $\times$ |  | $\times$ |
| P6 | 4,5,6,7 (01-) | $\times$ | $\times$ | $\times$ |  |  |  |  |
| P7 | 5,7,13,15 (-1-1) |  | $\times$ |  |  |  |  | $\times$ |

- Each term represents a corresponding column
- Each column must be chosen at least once
- All columns must be covered


## Brute Force Technique

- Brute force technique: Consider all possible elements

- Complete branching tree has $2^{|\mathrm{PI}|}$ leaves!!
- Need to prune it
- Complexity reduction
- Essential primes can be included right away
- If there is a row with a singleton " 1 " for the column
- Keep track of best solution seen so far
- Classic branch and bound


## Branch and Bound Algorithm



## Heuristic Optimization

- Generation of all prime implicants is impractical
- The number of prime implicants for functions with $n$ variables is in the order of $3^{n} / n$
- Finding an exact minimum cover is NP-hard
- Cannot be finished in polynomial time
- Heuristic method: avoid generation of all prime implicants
- Procedure
- A minterm of $\mathrm{ON}(\mathrm{f})$ is selected, and expanded until it becomes a prime implicant
- The prime implicant is put in the final cover, and all minterms covered by this prime implicant are removed
- Iterated until all minterms of the ON(f) are covered
- "ESPRESSO" developed by UC Berkeley
- The kernel of synthesis tools


## ESPRESSO - Illustrated



## Outline

- Synthesis overview
- RTL synthesis
- Combinational circuit generation
- Special element inferences
- Logic optimization
- Two-level logic optimization

Multi-level logic optimization

- Technology mapping
- Timing optimization
- Synthesis for low power
- Retiming


## Multi-Level Logic

- Multi-level logic:
- A set of logic equations with no cyclic dependencies
- Example: $Z=(A B+C)(D+E+F G)+H$
- 4-level, 6 gates, 13 gate inputs



## Boolean Network

- Directed acyclic graph (DAG)
- Each source node is a primary input
- Each sink node is a primary output
- Each internal node represents an equation
- Arcs represent variable dependencies
fanin of $y: a, b$
fanout of $x$ : $F$



## Boolean Network : An Example

$$
\begin{aligned}
& y 1=f_{1}(x 2, x 3)=x 2^{\prime}+x 3^{\prime} \\
& y 2=f_{2}(x 4, x 5)=x 4^{\prime}+x 5^{\prime} \\
& y 3=f_{3}(x 4, y 1)=x 4^{\prime} y 1^{\prime} \\
& y 4=f_{4}(x 1, y 3)=x 1+y 3 \\
& y 5=f_{5}(x 6, y 2, y 3)=x 6 y 2+x 6^{\prime} y 33^{\prime}
\end{aligned}
$$

Unit 3

## Multi-Level v.s. Two-Level

- Two-level:
- Often used in control logic design

$$
\begin{aligned}
& f_{1}=x_{1} x_{2}+x_{1} x_{3}+x_{1} x_{4} \\
& f_{2}=x_{1}{ }^{\prime} x_{2}+x_{1}^{\prime} x_{3}+x_{1} x_{4}
\end{aligned}
$$

- Only $x_{1} x_{4}$ shared
- Sharing restricted to common cube
- Multi-level:
- Datapath or control logic design
- Can share $x_{2}+x_{3}$ between the two expressions
- Can use complex gates

$$
\begin{aligned}
& g_{1}=x_{2}+x_{3} \\
& g_{2}=x_{2} x_{4} \\
& f_{1}=x_{1} y_{1}+y_{2} \\
& f_{2}=x_{1} y_{1}+y_{2}
\end{aligned}
$$

( $y_{i}$ is the output of gate $g_{i}$ )

## Multi-Level Logic Optimization

- Technology independent
- Decomposition/Restructuring
- Algebraic
- Functional
- Node optimization
- Two-level logic optimization techniques are used


## Decomposition / Restructuring

- Goal : given initial network, find best network
- Two problems:
- Find good common subfunctions
- How to perform division
- Example:
$f_{1}=a b c d+a b c e+a b^{\prime} c d^{\prime}+a b^{\prime} c^{\prime} d^{\prime}+a^{\prime} c+c d f+a b c c^{\prime} d^{\prime} e^{\prime}+a b^{\prime} c^{\prime} d f^{\prime}$
$f_{2}=b d g+b \prime d f g+b{ }^{\prime} d^{\prime} g+b d ' e g$
minimize (in sum-of-products form):
$f_{1}=b c d+b c e+b^{\prime} d^{\prime}+b^{\prime} f+a^{\prime} c+a b c^{\prime} d^{\prime} e^{\prime}+a b^{\prime} c^{\prime} d f^{\prime}$
$f_{2}=b d g+d f g+b^{\prime} d^{\prime} g+d ' e g$
decompose:

$$
\begin{aligned}
& f_{1}=c\left(a^{\prime}+x\right)+a c^{\prime} x^{\prime} \quad x=d(b+d)+d^{\prime}\left(b^{\prime}+e\right) \\
& f_{2}=g x
\end{aligned}
$$

## Basic Operations (1/2)

1. decomposition (single function)
$f=a b c+a b d+(a c)^{\prime} d^{\prime}+$ b'c'd'

$f=x y+(x y)^{\prime}$
$x=a b$
$y=c+d$
2. extraction
(multiple functions)
$f=\left(a z+b z^{\prime}\right) c d+e$
$g=\left(a z+b z^{\prime}\right) e^{\prime}$
$h=c d e$

$f=x y+e$
$g=x e^{\prime}$
$h=y e$
$x=a z+b z^{\prime}$
$y=c d$

## Basic Operations (2/2)

## 3. factoring

(series-parallel decomposition)
$f=a c+a d+b c+b d+e$


$$
f=(a+b)(c+d)+e
$$

4. substitution
(with complement)

$$
\begin{aligned}
& g=a+b \\
& f=a+b c+b^{\prime} c^{\prime}
\end{aligned}
$$



$$
f=g(a+c)+g^{\prime} c^{\prime}
$$

## 5. elimination

$$
\begin{aligned}
& f=g a+g^{\prime} b \\
& g=c+d
\end{aligned}
$$


$f=a c+a d+b c^{\prime} d^{\prime}$

$$
g=c+d
$$



## Division

- Division: $p$ is a Boolean divisor of $f$ if $q \neq \phi$ and $r$ exist such that $f=p q+r$
$-p$ is said to be a factor of $f$ if in addition $r=\phi$ :

$$
f=p q
$$

$-q$ is called the quotient
$-r$ is called the remainder
$-q$ and $r$ are not unique

- Weak division: the unique algebraic division such that $r$ has as few cubes as possible
- The quotient $q$ resulting from weak division is denoted by $f / p$ (it is unique)


## Weak Division Algorithm (1/2)

Weak_div(f, p):
$U=$ Set $\left\{u_{j}\right\}$ of cubes in $f$ with literals not in $p$ deleted
$V=$ Set $\left\{v_{j}\right\}$ of cubes in $f$ with literals in $p$ deleted
/* note that $u_{j} v_{j}$ is the $j$-th cube of $f$ */
$V^{i}=\left\{v_{j} \in V: u_{j}=p_{i}\right\}$
$q=\cap V^{i}$
$r=f-p q$
return( $q, r$ )

## Weak Division Algorithm (2/2)

- Example

$$
\begin{aligned}
\text { common } & f=a c g+a d g+a e+b c+b d+b e+a^{\prime} b \\
\text { expressions } & p=a g+b \\
\longrightarrow & U=a g+a g+a+b+b+b+b \\
& V=c+d+e+c+d+e+a^{\prime} \\
& V^{a g}=c+d \\
& V^{b}=c+d+e+a^{\prime} \\
& q=c+d=f / p
\end{aligned}
$$

## Algebraic Divisor

- Example:

$$
\begin{aligned}
& X=(a+b+c) d e+f \\
& Y=(b+c+d) g+a e f \\
& Z=a e g+b c
\end{aligned}
$$

- Single-cube divisor: ae
- Multiple-cube divisor: b + c
- Extraction of common sub-expression is a global area optimization effort


## Some Definitions about Kernels

- Definition: An expression is cube-free if no cube divides the expression evenly
$-a b+c$ is cube-free
$-a b+a c=a(b+c)$ is not cube-free
- Note: a cube-free expression must have more than one cube
- abc is not cube-free
- Definition: The primary divisors of an expression f are the set of expressions

$$
D(f)=\{f / c \mid c \text { is a cube }\}
$$

- To find cube-free divisor


## Kernels

- Definition: The kernels of an expression $f$ are the set of expressions

$$
K(f)=\{g \mid g \in D(f) \text { and } g \text { is cube free }\}
$$

- The kernels of an expression $f$ are $K(f)=\{f / c\}$, where
- / denote algebraic polynomial division
- c is a cube
- No cube divide f/c evenly (without any remainder)
- The cube c used to obtain the kernel is the co-kernel for that kernel


## Co-Kernels

- Definition: A cube $c$ used to obtain the kernel $k=f / c$ is called a co-kernel of $k$. $C(f)$ is used to denote the set of co-kernels of $f$.
- Example

$$
\begin{aligned}
x & =a d f+a e f+b d f+b e f+c d f+c e f+g \\
& =(a+b+c)(d+e) f+g
\end{aligned}
$$

| Kernel | Co-kernel |
| :--- | :--- |
| $\boldsymbol{a}+\boldsymbol{b}+\boldsymbol{c}$ | df, ef |
| $\boldsymbol{d}+\boldsymbol{e}$ | af, bf, cf |
| $(\boldsymbol{a}+\boldsymbol{b}+\boldsymbol{c})(\boldsymbol{d}+\boldsymbol{e}) \boldsymbol{f}+\boldsymbol{g}$ | 1 |

## Kernels of Expressions

- Example:

$$
\begin{aligned}
& f=x_{1} x_{2} x_{3}+x_{1} x_{2} x_{4}+x_{3}^{\prime} x_{2} \\
& K=\left\{x_{1} x_{3}+x_{1} x_{4}+x_{3}^{\prime}, x_{3}+x_{4}\right\}
\end{aligned}
$$

$-x_{1} x_{2}$ is the co-kernel for the kernel $x_{3}+x_{4}$

- Kernels can be used to factor an expression

$$
f=x_{2}\left(x_{1}\left(x_{3}+x_{4}\right)+x_{3}^{\prime}\right)
$$

- Key in finding common divisors between expressions


## Common Divisor

- Theorem (Brayton \& McMullen):
$f$ and $g$ have a multiple-cube common divisor if and only if the intersection of a kernel of $f$ and a kernel of $g$ has more than one cube

$$
\begin{aligned}
\mathrm{f}_{1}= & x_{1}\left(\mathrm{x}_{2} \mathrm{x}_{3}+\mathrm{x}_{2}^{\prime} \mathrm{x}_{4}\right)+\mathrm{x}_{5} \\
\mathrm{f}_{2}= & \mathrm{x}_{1}\left(\mathrm{x}_{2} \mathrm{x}_{3}+\mathrm{x}_{2}^{\prime} \mathrm{x}_{5}\right)+\mathrm{x}_{4} \\
\mathrm{~K}\left(\mathrm{f}_{1}\right)= & \left\{\mathrm{x}_{2} \mathrm{x}_{3}+\mathrm{x}_{2}{ }^{\prime} \mathrm{x}_{4},\right. \\
& \left.\mathrm{x}_{1}\left(\mathrm{x}_{2} \mathrm{x}_{3}+\mathrm{x}_{2}^{\prime} \mathrm{x}_{4}\right)+\mathrm{x}_{5}\right\} \\
\mathrm{K}\left(\mathrm{f}_{2}\right)= & \left\{\mathrm{x}_{2} \mathrm{x}_{3}+\mathrm{x}_{2}^{\prime} \mathrm{x}_{5},\right. \\
& \left.\mathrm{x}_{1}\left(\mathrm{x}_{2} \mathrm{x}_{3}+\mathrm{x}_{2}{ }^{\prime} \mathrm{x}_{5}\right)+\mathrm{x}_{4}\right\} \\
\mathrm{K}_{1} \cap & \mathrm{~K}_{2}=\left\{\mathrm{x}_{2} \mathrm{x}_{3}, \mathrm{x}_{1} \mathrm{x}_{2} \mathrm{x}_{3}\right\}
\end{aligned}
$$

$$
f_{1}=x_{1} x_{2}+x_{3} x_{4}+x_{5}
$$

$$
f_{2}=x_{1} x_{2}+x_{3}^{\prime} x_{4}+x_{5}
$$

$$
K\left(f_{1}\right)=\left\{x_{1} x_{2}+x_{3} x_{4}+x_{5}\right\}
$$

$$
K\left(f_{2}\right)=\left\{x_{1} x_{2}+x_{3}{ }^{\prime} x_{4}+x_{5}\right\}
$$

$$
\mathrm{K}_{1} \cap \mathrm{~K}_{2}=\left\{\mathrm{x}_{1} \mathrm{x}_{2}+\mathrm{x}_{5}\right\}
$$

- $f_{1}$ and $f_{2}$ have multiplecube common divisor
$-f_{1}$ and $f_{2}$ have no multiplecube common divisor


## Find Out All Kernels (1/2)

abcd + abce + adfg + aefg + adbe + acdef + beg


## Find Out All Kernels (2/2)

| co-kernel |  |
| :--- | :--- |
| $\boldsymbol{1}$ | $\mathrm{a}((\mathrm{bc}+\mathrm{fg})(\mathrm{d}+\mathrm{e})+\mathrm{de}(\mathrm{b}+\mathrm{cf})))+\mathrm{beg}$ |
| $\boldsymbol{a}$ | $(\mathrm{bc}+\mathrm{fg})(\mathrm{d}+\mathrm{e})+\mathrm{de}(\mathrm{b}+\mathrm{cf})$ |
| $\boldsymbol{a b}$ | $\mathrm{c}(\mathrm{d}+\mathrm{e})+\mathrm{de}$ |
| $\boldsymbol{a b c}$ | $\mathrm{d}+\mathrm{e}$ |
| - | - |
| $\boldsymbol{a c}$ | $\mathrm{b}(\mathrm{d}+\mathrm{e})+\mathrm{def}$ |
| $\boldsymbol{a c d}$ | $\mathrm{b}+\mathrm{ef}$ |
| . |  |
| $\boldsymbol{b c}$ | ad +ae |

They can be obtained in $n^{2}$ time where $n$ is number of cubes in this expression.

## Cube-Literal Matrix

- Cube-literal matrix

$$
f=x_{1} x_{2} x_{3} x_{4} x_{7}+x_{1} x_{2} x_{3} x_{4} x_{8}+x_{1} x_{2} x_{3} x_{5}+x_{1} x_{2} x_{3} x_{6}+x_{1} x_{2} x_{9}
$$

|  | $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{3}$ | $\mathrm{X}_{4}$ | $\mathrm{X}_{5}$ | $X_{6}$ | $\mathrm{X}_{7}$ | $\mathrm{X}_{8}$ | $\mathrm{X}_{9}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3} \mathrm{X}_{4} \mathrm{X}_{7}$ | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| $\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3} \mathrm{X}_{4} \mathrm{X}_{8}$ | 1 | 1 | 1 | 1 | O | O | O | 1 | O |
| $\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3} \mathrm{X}_{5}$ | 1 | 1 | 1 | O | 1 | O | O | O | 0 |
| $\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3} \mathrm{X}_{6}$ | 1 | 1 | 1 | O | O | 1 | O | O | O |
| $\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{9}$ | 1 | 1 | O | O | O | O | O | O | 1 |

## Cube-Literal Matrix \& Rectangles (1/2)

- A rectangle ( $R, C$ ) of a matrix $A$ is a subset of rows $R$ and columns $C$ such that

$$
\mathrm{A}_{\mathrm{ij}}=1 \forall \mathrm{i} \in \mathrm{R}, \mathrm{j} \in \mathrm{C}
$$

- Rows and columns need not be continuous
- A prime rectangle is a rectangle not contained in any other rectangle
- A prime rectangle indicates a co-kernel kernel pair


## Cube-Literal Matrix \& Rectangles (2/2)

- Example:

$$
R=\{\{1,2,3,4\},\{1,2,3\}\}
$$

- co-kernel: $x_{1} x_{2} x_{3}$
- kernel: $x_{4} x_{7}+x_{4} x_{8}+x_{5}+x_{6}$

|  | $x_{1}$ | $x_{2}$ | $x_{3}$ | $x_{4}$ | $x_{5}$ | $x_{6}$ | $x_{7}$ | $x_{8}$ | $x_{9}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{x}_{1} x_{2} x_{3} x_{4} x_{7}$ | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| $\boldsymbol{x}_{1} x_{2} x_{3} x_{4} x_{8}$ | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| $\boldsymbol{x}_{1} x_{2} x_{3} x_{5}$ | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| $\boldsymbol{x}_{1} x_{2} x_{3} x_{6}$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| $\boldsymbol{x}_{1} x_{2} X_{9}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

## Rectangles and Logic Synthesis

- Single cube extraction

$$
\begin{aligned}
& F=a b c+a b d+e g \\
& G=a b f g \\
& H=b d+e f \\
& (\{1,2,4\},\{1,2\})<=>a b \\
& (\{2,5\},\{2,4\})<=>b d
\end{aligned}
$$

|  |  | $a$ | $b$ | $c$ | $d$ | $e$ | $f$ | $\boldsymbol{c}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| $a b c$ | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| $a b a l$ | 2 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| $e g$ | 3 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| $a b f g$ | 4 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| $b a d$ | 5 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| $e f$ | 6 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |

## Outline

- Synthesis overview
- RTL synthesis
- Combinational circuit generation
- Special element inferences
- Logic optimization
- Two-level logic optimization
- Multi-level logic optimization
- Technology mapping
- Timing optimization
- Synthesis for low power
- Retiming


## Technology Mapping

- General approach:
- Choose base function set for canonical representation
- Ex: 2-input NAND and Inverter
- Represent optimized network using base functions
- Subject graph
- Represent library cells using base functions
- Pattern graph
- Each pattern associated with a cost which is dependent on the optimization criteria
- Goal:
- Finding a minimal cost covering of a subject graph using pattern graphs


## Example Pattern Graph (1/3)



nand3 (3)

nor3 (3)

nand4 (4)


## Example Pattern Graph (2/3)

nand4 (4)

aoi21 (3)

aoi22 (4)

nor4 (4)

oai21 (3)

oai22 (4)


## Example Pattern Graph (3/3)



## Example Subject Graph

$$
\begin{aligned}
& \mathrm{t} 1=\mathrm{d}+\mathrm{e} ; \\
& \mathrm{t} 2=\mathrm{b}+\mathrm{h} ; \\
& \mathrm{t} 3=\mathrm{a} \mathrm{t} 2+\mathrm{c} ; \\
& \mathrm{t} 4=\mathrm{t} 1 \mathrm{t} 3+\mathrm{f} g \mathrm{~h} ; \\
& \mathrm{F}=\mathrm{t} 4
\end{aligned}
$$



## Sample Covers (1/2)



## Sample Covers (2/2)



## DAGON Approach

- Partition a subject graph into trees
- Cut the graph at all multiple fanout points

- Optimally cover each tree using dynamic programming approach
- Piece the tree-covers into a cover for the subject graph


## Dynamic Programming for Minimum Area

- Principle of optimality: optimal cover for the tree consists of a match at the root plus the optimal cover for the sub-tree starting at each input of the match


$$
\begin{gathered}
A(\text { root })=m+A\left(I_{1}\right)+A\left(I_{2}\right)+A\left(I_{3}\right)+A\left(I_{4}\right) \\
\text { cost of a leaf }=0
\end{gathered}
$$

## A Library Example



## DAGON in Action

NAND2(3)


Unit 3

## Features of DAGON

- Pros. of DAGON:
- Strong algorithmic foundation
- Linear time complexity
- Efficient approximation to graph-covering problem
- Given locally optimal matches in terms of both area and delay cost functions
- Easily "portable" to new technologies
- Cons. Of DAGON:
- With only a local (to the tree) notion of timing
- Taking load values into account can improve the results
- Can destroy structures of optimized networks
- Not desirable for well-structured circuits
- Inability to handle non-tree library elements (XOR/XNOR)
- Poor inverter allocation


## Inverter Allocation

- Add a pair of inverters for each wire in the subject graph
- Add a pattern of a wire that matches two inverters with zero cost
- Effect: may further improve the solution



2 NOR2

## Outline

- Synthesis overview
- RTL synthesis
- Combinational circuit generation
- Special element inferences
- Logic optimization
- Two-level logic optimization
- Multi-level logic optimization
- Technology mapping
- Timing optimization
- Synthesis for low power
- Retiming


## Delay Model at Logic Level

1. unit delay model

- Assign a delay of 1 to each gate

2. unit fanout delay model

- Incorporate an additional delay for each fanout

3. library delay model

- Use delay data in the library to provide more accurate delay value
- May use linear or non-linear (tabular) models


## Linear Delay Model

## Delay $=$ Dslope + Dintrinsic + Dtransition + Dwire

Ds : Slope delay : delay at input A caused by the transition delay at B
$D_{I}$ : Intrinsic delay : incurred from cell input to cell output

Dw : Wire delay : time from state

$\mathrm{D}_{\mathrm{T}}$ : Transition delay : output pin loading, output pin drive

## Tabular Delay Model

- Delay values are obtained by a look-up table
- Two-dimensional table of delays ( $m$ by $n$ )
- with respect to input slope (m) and total output capacitance (n)
- One dimensional table model for output slope (n)
- with respect to total output capacitance (n)
- Each value in the table is obtained by real measurement

Total Output Load (fF)


|  | 0.2 | 0.3 | 0.4 | 0.5 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 3 | 4.5 | 6 | 7 |
| 0.1 | 5 | 8 | 10.7 | 13 |

Cell Delay (ps)

- Can be more precise than linear delay model
- table size $\uparrow \Rightarrow$ accuracy $\uparrow$
- Require more space to store the table


## Arrival Time and Required Time

- arrival time : calculated from input to output
- required time : calculated from output to input
- slack $=$ required time - arrival time
$A(j)$ : arrival time of signal $j$
$R(k)$ : required time or for signal $k$ S(k): slack of signal k
$\mathrm{D}(\mathrm{j}, \mathrm{k})$ : delay of node j from input k

$$
\begin{aligned}
& \mathrm{A}(\mathrm{j})=\max _{\mathrm{k} \in \mathrm{FI}(\mathrm{j})}[\mathrm{A}(\mathrm{k})+\mathrm{D}(\mathrm{j}, \mathrm{k})] \\
& \mathrm{r}(\mathrm{j}, \mathrm{k})=\mathrm{R}(\mathrm{j})-\mathrm{D}(\mathrm{j}, \mathrm{k}) \\
& \mathrm{R}(\mathrm{k})=\min _{\mathrm{j} \in \mathrm{FO}(\mathrm{k})}[\mathrm{r}(\mathrm{j}, \mathrm{k})] \\
& \mathrm{S}(\mathrm{k})=\mathrm{R}(\mathrm{k})-\mathrm{A}(\mathrm{k})
\end{aligned}
$$



## Delay Graph

- Replace logic gates with delay blocks
- Add start (S) and end (E) blocks
- Indicate signal flow with directed arcs



## Longest and Shortest Path

- If we visit vertices in precedence order, the following code will need executing only once for each $u$


## Update Successors[u]

1 for each vertex $v \in \operatorname{Adj}[u]$ do
2 if $\mathrm{A}[\mathrm{v}]<\mathrm{A}[\mathrm{u}]+\Delta[\mathrm{u}] / /$ longest
$3 \quad$ then $\mathrm{A}[\mathrm{v}] \leftarrow \mathrm{A}[\mathrm{u}]+\Delta[\mathrm{u}]$
$4 \quad \mathrm{LP}[\mathrm{v}] \leftarrow \mathrm{u} \mathbf{f i}$
5 if $\mathrm{a}[\mathrm{v}]>\mathrm{a}[\mathrm{u}]+\delta[\mathrm{u}] / /$ shortest
$6 \quad$ then $\mathrm{a}[\mathrm{v}] \leftarrow \mathrm{a}[\mathrm{u}]+\delta[\mathrm{u}]$
$7 \quad \mathrm{SP}[\mathrm{v}] \leftarrow \mathrm{u} \mathbf{f i}$


## Delay Graph and Topological Sort



## Delay Calculation



A=3 $\rightarrow$ longest path delay
$2 \rightarrow$ node number
$4 \rightarrow$ gate delay
$\underset{\text { Unit }}{2} \rightarrow$ shortest path delay
P.S: The longest delay and shortest delay of each gate are assumed to be the same.

## Timing Optimization Techniques (1/8)

- Fanout optimization
- Buffer insertion
- Split
- Timing-driven restructuring
- Critical path collapsing
- Timing decomposition
- Misc
- De Morgan
- Repower
- Down power
- Most of them will increase area to improve timing
- Have to make a good trade-off between them


## Timing Optimization Techniques (2/8)

- Buffer insertion: divide the fanouts of a gate into critical and non-critical parts and drive the non-critical fanouts with a buffer



## Timing Optimization Techniques (3/8)

- Split: split the fanouts of a gate into several parts. Each part is driven with a copy of the original gate.



## Timing Optimization Techniques (4/8)

- Critical path collapsing: reduce the depth of logic networks



## Timing Optimization Techniques (5/8)

- Timing decomposition: restructuring the logic networks to minimize the arrival time



## Timing Optimization Techniques (6/8)

- De Morgan: replace a gate with its dual, and reverse the polarity of inputs and output
- NAND gate is typically faster than NOR gate



## Timing Optimization Techniques (7/8)

- Repower: replace a gate with one of the other gate in its logic class with higher driving capability



## Timing Optimization Techniques (8/8)

- Down power: reducing gate size of a non-critical fanout in the critical path



## Restructuring Algorithm

While (circuit timing improves ) do select regions to transform collapse the selected region resynthesize for better timing done

- Which regions to restructure ?
- How to resynthesize to minimize delay?


## Restructuring Regions

- All nodes with slack within $\varepsilon$ of the most critical signal belong to the $\varepsilon$-network
- To improve circuit delay, necessary and sufficient to improve delay at nodes on cut-set of $\varepsilon$-network



## Find the Cutset

- The weight of each node is $\mathrm{W}=\mathrm{Wxt}+\alpha$ * Wxa
- Wxt is potential for speedup
- Wxa is area penalty for duplication of logic
$-\alpha$ is decided by various area/delay tradeoff
- Apply the maxflow-mincut algorithm to generate the cutset of the $\varepsilon$-network


## Controlling the Algorithm

- $\varepsilon$ : Specify the size of the $\varepsilon$-network
- Large $\varepsilon$ might waste area without much reduction in critical delay
- Small $\varepsilon$ might slow down the algorithm
- d: The depth of the d-critical-fanin-section
- Large d might make large change in the delay
- Large d might increase run time rapidly due to the collapsing effort and the large number of divisor
- $\alpha$ : Control the tradeoff between area and speed
- Large $\alpha$ avoids the duplication of logic
$-\alpha=0$ implies a speedup irrespective of the increase in area


## Outline

- Synthesis overview
- RTL synthesis
- Combinational circuit generation
- Special element inferences
- Logic optimization
- Two-level logic optimization
- Multi-level logic optimization
- Technology mapping
- Timing optimization
- Synthesis for low power
- Retiming


## Power Dissipation

- Leakage power
- Static dissipation due to leakage current
- Typically a smaller value compared to other power dissipation
- Getting larger and larger in deep-submicron process
- Short-circuit power
- Due to the short-circuit current when both PMOS and NMOS are open during transition
- Typically a smaller value compared to dynamic power
- Dynamic power
- Charge and discharge of a load capacitor
- Usually the major part of total power consumption



## Power Dissipation Model

$$
P=\frac{1}{2} \cdot C \bullet V_{d d}^{2} \bullet D
$$

- Typically, dynamic power is used to represent total power dissipation
P : the power dissipation for a gate
C: the load capacitance
$\mathrm{V}_{\mathrm{dd}}$ : the supply voltage
D: the transition density
- To obtain the power dissipation of the circuit, we need
- The node capacitance of each node (obtained from layout)
- The transition density of each node (obtained by computation)


## The Signal Probability

- Definition: The signal probability of a signal $\mathrm{x}(\mathrm{t})$, denoted by $\mathrm{P}_{\mathrm{x}}^{1}$ is defined as:

$$
P_{x}^{1} \equiv \lim _{T \rightarrow \infty} \frac{1}{T} \int_{-T / 2}^{+T / 2} x(t) d t
$$

where T is a variable about time.

- $P_{x}^{0}$ is defined as the probability of a logic signal $X(t)$ being equal to 0 .
- $\mathrm{P}_{\mathrm{X}}^{0}=1-\mathrm{P}_{\mathrm{x}}^{1}$


## Transition Density

- Definition: The transition density Dx of a logic signal $x(t), t \in(-\infty, \infty)$, is defined as

$$
\mathrm{D}_{\mathrm{X}} \equiv \lim _{\mathrm{T} \rightarrow \infty} \frac{\mathrm{n}_{\mathrm{X}}(\mathrm{~T})}{\mathrm{T} \cdot f_{\mathrm{C}}}
$$

where $f_{c}$ is the clock rate or frequency of operation.

- Dx is the expected number of transitions happened in a clock period.
- A circuit with clock rate 20 MHz and 5 MHz transitions per second in a node, transition density of this node is $5 \mathrm{M} / 20 \mathrm{M}=0.4$


## Signal Probability and Transition Density



Signal a $\checkmark \square \square \square \square \square \square \square \mathrm{Pa}=0.5 \quad \mathrm{Da}=1$

Signal b

$\mathrm{Pb}=0.5 \quad \mathrm{Db}=0.5$

Signal c
 $\mathrm{Pc}=0.5 \quad \mathrm{Dc}=0.25$

Signal d

$\mathrm{Pd}=0.25 \mathrm{Dd}=0.25$

## Signal Probability and Transition Density

$$
\begin{aligned}
& P_{j}^{10}+P_{J}^{11}=P_{j}^{1-}=P_{j}^{1} \\
& P_{j}^{01}+P_{J}^{11}=P_{j}^{1-}=P_{j}^{1} \\
& P_{j}^{10}=P_{j}^{01} \\
& D_{j}=P_{j}^{10}+P_{j}^{01} \\
& D_{j} \leq 2 \times P_{j}^{1} \\
& D_{j} \leq 2 \times P_{j}^{0}
\end{aligned}
$$

P.S: $\mathrm{P}^{\mathrm{ab}}$ is the probability of changing from logic state a to b

## The Calculation of Signal Probability

- BDD-based approach is one of the popular way
- Definition
$-p(F)$ : fraction of variable assignments for which $F=1$
- Recursive Formulation

$$
-p(F)=[p(F[x=1])+p(F[x=0])] / 2
$$

- Computation
- Compute bottom-up, starting at leaves
- At each node, average the value of children
- Ex: F = d2'(d1+d0)a1a0 + d2(d1'+d0')a1a0'

$$
\begin{gather*}
+\mathrm{d} 2 \mathrm{~d} 1 \mathrm{~d} 0 \mathrm{a} 1 \text { 'a0 } \\
\mathrm{p}(\mathrm{~F})=7 / 32=0.21875
\end{gather*}
$$



## The Calculation of Transition Density

- Transition density of cube
$-\mathrm{f}=\mathrm{ab}$
$-D_{f}=D_{a} P_{b}+D_{b} P_{a}-1 / 2 D_{a} D_{b}$
$-D_{a} P_{b}$ means that output will change when $b=1$ and a has changes
$-1 / 2 D_{a} D_{b}$ is the duplicate part when both $a$ and $b$ changes
- n-input AND :
- a network of 2 -input AND gate in zero delay model
- 3-input AND gate

$$
D_{g}=D_{f} P_{c}+D_{c} P_{f}-1 / 2 D_{f} D_{c}
$$

- Inaccuracy of this simple model :
- Temporal relations
- Spatial relations



## The Problem of Gate Delay and Inertial Delay


(1) Without considering the Gate Delay and Inertial Delay

(2) Without considering Inertial Delay

(3) Practical condition

## The Problem of Spatial Correlation


(a) Without considering Spatial Correlation

(b) Practical condition

## Simulation-Based Computation

- Input-pattern dependent
- Too many input patterns



## Logic Minimization for Low Power (1/2)

- Consider an example:

$\mathbf{f}=\mathbf{a}^{\prime} \mathbf{b}^{\prime}+\mathbf{a c} \mathbf{c}^{\prime}+\mathbf{b c}$

$$
\mathbf{P}=108.7 \mu W
$$

(a)

(b)

- Different choices of the covers may result in different power consumption


## Logic Minimization for Low Power (2/2)

- Typically, the objective of logic minimization is to minimize
- NPT : the number of product terms of the cover
- NLI : the number of literals in the input parts of the cover
- NLO : the number of literals in the output parts of the cover
- For low power synthesis, the power dissipation has to be added into the cost function for best covers



## Technology Mapping for Low Power (1/3)


(a) Circuit to be mapped

| Gate Type | Area | Intrinsic Cap. | Input Load |
| :--- | :---: | :---: | :---: |
| INV | 928 | 0.1029 | 0.0514 |
| NAND2 | 1392 | 0.1421 | 0.0747 |
| NAND3 | 1856 | 0.1768 | 0.0868 |
| AOI33 | 3248 | 0.3526 | 0.1063 |

(b) Characteristics of Library

## Technology Mapping for Low Power (2/3)



Area Cost: 4176
Power Cost: 0.0907
(a) Minimun-Area Mapping

## Technology Mapping for Low Power (3/3)



Area Cost: 5104
Power Cost: 0.0803
(b) Minimun-Power Mapping

## Outline

- Synthesis overview
- RTL synthesis
- Combinational circuit generation
- Special element inferences
- Logic optimization
- Two-level logic optimization
- Multi-level logic optimization
- Technology mapping
- Timing optimization
- Synthesis for low power
- Retiming


## Retiming

- Exploit the ability to move registers in a circuit
- To minimize the cycle time
- To minimize the the number of registers for a given cycle time



## cycle time $=60$


cycle time $=50$

## Moving Registers

- Combinational logic not modified

(computed in previous cycle) retime g by -1


## Formulation

- Directed graph:
- Nodes: combinational logic
- Edges: connections (possible latched) between logic
- Weights
- Nodes: combinational logic propagation delay
- Edges: number of registers
- Path delay $d(P)$ : sum of node delays along a path
- Path weight $w(P)$ : sum of edge weights along a path
- Clock period: $\Phi(G)=\max \{d(p) \mid w(p)=0\}$


## Some Definitions

- $W(u, v)$ is defined as the minimum number of registers on any path from vertex $u$ to vertex $v$
- The critical path $p$ is a path from $u$ to $v$ such that $w(p)=W(u, v)$
- $D(u, v)$ is defined as the maximum total propagation delay on any critical path from $u$ to $v$


## Synchronous Circuits

A synchronous circuit must satisfy following rules:

- D1: The propagation delay $d(v)$ is non-negative for each vertex $v$
- Infeasible in real cases
- W1: The register count $w(e)$ is non-negative for each edge e
- Infeasible in real cases
- W2: In any directed cycle, there is some edge with positive register count
- No combinational loops


## Retiming: Formulation

- Assign an integer-valued labeling $r$ to each vertex

$$
\begin{aligned}
& -w_{r}(u, v)=w(u, v)+r(v)-r(u) \\
& -w_{r}(p)=w(p)+r(v)-r(u)
\end{aligned}
$$



- Corollary: For any cycle $p, w_{r}(p)=w(p)$
- Legal retiming needs only being checked against condition W1: non-negative edge weight
- Corollary: Let $G$ be a synchronous circuit and $r$ be a retiming on $G$. Then the retimed graph $G_{r}$ satisfies condition W2


## Relocating Registers



Unit 3

## Optimal Retiming (1/3)

- Problem: Given a graph $G$, find a legal retiming $r$ of $G$ such that the clock period $\Phi\left(G_{r}\right)$ of the retimed circuit $G_{r}$ is as small as possible.
- Lemma: Let $G$ be a synchronous circuit, and let $c$ be any positive real number, the following are equivlent:

1. $\Phi(G) \leq c$
2. For all vertices $u$ and $v$, if $D(u, v)>c$, then $W(u, v) \geq 1$

- Lemma:
- A path $p$ is a critical path of $G_{r} \Leftrightarrow$ it is a critical path of $G$
- $W_{r}(u, v)=W(u, v)+r(v)-r(u)$
- $D_{r}(u, v)=D(u, v)$
- Corollary: $\Phi\left(G_{r}\right)=D(u, v)$ for some $u, v$


## Optimal Retiming (2/3)

- Theorem: $r$ is a legal retiming of $G$ such that $\Phi\left(G_{r}\right) \leq c$ if and only if

1. $r\left(v_{h}\right)=0$
2. $r(u)-r(v) \leq w(e)$ for every edge $e(u, v)$
-- keep the register count non-negative
3. $r(u)-r(v) \leq W(u, v)-1$ for every vertices $u$ and $v$ such that $D(u, v)>c$
-- pipeline the long path (register count > 1)

- Solve the integer linear programming problem
- Bellman-Ford method in O(IV|3)
- The set of $r$ 's determine new positions of the registers


## Optimal Retiming (3/3)

- Algorithm of optimal retiming:

1. Compute $W$ and $D$
2. Sort the elements in the range of $D$
3. Binary search the minimum achievable clock period by applying Bellman-Ford algorithm to check the satisfication of the Theorem
4. Derive the $r(v)$ from the minimum achievable clock period found in Step 3

- Complexity $\mathrm{O}\left(|V|^{3} \lg |V|\right)$


## All-Pair Shortest-Paths

- $W$ and $D$ can be computed by solving the all-pair shortest-paths problem
- Floyd-Warshall method: $\mathrm{O}\left(|V|^{3}\right)$
- Johnson's method: $\mathrm{O}(|V||E| \lg |V|)$
- Algorithm WD:

1. Weight each edge $e(u, v)$ with the ordered pair $(w(e),-d(u))$
2. Solve the all-pair shortest-paths problem

- Add two weights by component-wise addition
- Compares weights using lexicographic ordering

3. Each shortest-path weight $(x, y)$ between vertices $u$ and $v$

- $W(u, v)=x$
- $D(u, v)=d(v)-y$


## Examples: W and D Matrixes



| $W$ | $v_{h}$ | $v_{1}$ | $v_{2}$ | $v_{3}$ | $v_{4}$ | $v_{5}$ | $v_{6}$ | $v_{7}$ |  | $D$ | $v_{h}$ | $v_{1}$ | $v_{2}$ | $v_{3}$ | $v_{4}$ | $v_{5}$ | $v_{6}$ | $v_{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $v_{h}$ | 0 | 1 | 2 | 3 | 4 | 3 | 2 | 1 |  | $v_{h}$ | 0 | 3 | 6 | 9 | 12 | 16 | 13 | 10 |
| $v_{1}$ | 0 | 0 | 1 | 2 | 3 | 2 | 1 | 0 |  | $v_{1}$ | 10 | 3 | 6 | 9 | 12 | 16 | 13 | 10 |
| $v_{2}$ | 0 | 1 | 0 | 1 | 2 | 1 | 0 | 0 |  | $v_{2}$ | 17 | 20 | 3 | 6 | 9 | 13 | 10 | 17 |
| $v_{3}$ | 0 | 1 | 2 | 0 | 1 | 0 | 0 | 0 |  | $v_{3}$ | 24 | 27 | 30 | 3 | 6 | 10 | 17 | 24 |
| $v_{4}$ | 0 | 1 | 2 | 3 | 0 | 0 | 0 | 0 |  | $v_{4}$ | 24 | 27 | 30 | 33 | 3 | 10 | 17 | 24 |
| $v_{5}$ | 0 | 1 | 2 | 3 | 4 | 0 | 0 | 0 |  | $v_{5}$ | 21 | 24 | 27 | 30 | 33 | 7 | 14 | 21 |
| $v_{6}$ | 0 | 1 | 2 | 3 | 4 | 3 | 0 | 0 |  | $v_{6}$ | 14 | 17 | 20 | 23 | 26 | 30 | 7 | 14 |
| $v_{7}$ | 0 | 1 | 2 | 3 | 4 | 3 | 2 | 0 |  | $v_{7}$ | 7 | 10 | 13 | 16 | 19 | 23 | 20 | 7 |

## Retimed Correlator



Unit 3

## Retiming and Resynthesis

- Migrate all registers to the periphery of a sub-network
- Peripheral retiming
- Optimize the sub-network with any combinational technique
- Resynthesis
- Replace registers back in the sub-network
- Retiming
- This procedure may further improve the timing across the registers


## Examples of Resynthesis



## Peripheral Retiming

- A peripheral retiming is a retiming such that
$-r(v)=0$ where $v$ is an I/O pin
$-w(u, v)+r(v)-r(u)=0$ where $e(u, v)$ in an internal edge
- Move all registers to the peripheral edges
- Leave a purely combinational logic block between two set of registers
- Example:



## Conditions for Peripheral Retiming

- No two paths between any input $i$ and any output $j$ have different edge weights
- Exist $\alpha_{i}$ and $\beta_{j}, 1 \leq i \leq m, 1 \leq j \leq n$ such that $W_{i, j}=\alpha_{i}+\beta_{j}$ (m: no. of inputs; n: no. of outputs)
- $W_{i, j}=\sum_{\text {path } i i \rightarrow o j} w(e)$ if all paths between input $i$ and output $j$ have the same weight
- Complexity O(e $\cdot \min (m, n))$


## Examples of Peripheral Retiming

- Example 1:

$$
\begin{aligned}
& W_{1,1}=2, W_{2,1}=3, \\
& \Rightarrow \alpha_{1}=1, \alpha_{2}=2, \beta_{1}=1
\end{aligned}
$$



- Example 2:

$$
\begin{aligned}
& W_{1,1}=0, W_{1,2}=0, W_{2,1}=0, W_{2,2}=1 \\
& \Rightarrow \text { no solution }
\end{aligned}
$$



## Legal Resynthesis Operations (1/2)

- Any that do not create a path with negative weight
- Resynthesis could create pseudo-dependency between any input and output
- Example:



## Legal Resynthesis Operations (2/2)



## Effects of Retiming and Resynthesis

- Area optimization:
- No significant improvement
- Limitation on existing combinational optimization techniques
- Some circuits (pipelined datapaths) have inherently no potential for further optimization using retiming and resynthesis techniques
- Performance optimization of pipelined circuits:
- Significant improvements for pipelined arithmetic circuits

